shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity

[LLVM][CodeGen][SVE] Add ISel for bfloat scalable vector compares. (#138707)

Browse Source
This commit is contained in:
Paul Walker 2025-05-08 10:57:15 +01:00 committed by GitHub
parent 2a88feb394
commit 160abfb5e6
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
2 changed files with 1004 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
View File

@ -1758,10 +1758,10 @@ AArch64TargetLowering::AArch64TargetLowering(const TargetMachine &TM,
for (auto Opcode :
{ISD::FCEIL, ISD::FDIV, ISD::FFLOOR, ISD::FNEARBYINT, ISD::FRINT,
ISD::FROUND, ISD::FROUNDEVEN, ISD::FSQRT, ISD::FTRUNC}) {
ISD::FROUND, ISD::FROUNDEVEN, ISD::FSQRT, ISD::FTRUNC, ISD::SETCC}) {
setOperationPromotedToType(Opcode, MVT::nxv2bf16, MVT::nxv2f32);
setOperationPromotedToType(Opcode, MVT::nxv4bf16, MVT::nxv4f32);
setOperationAction(Opcode, MVT::nxv8bf16, Expand);
setOperationPromotedToType(Opcode, MVT::nxv8bf16, MVT::nxv8f32);
}
if (!Subtarget->hasSVEB16B16()) {
@ -1769,7 +1769,7 @@ AArch64TargetLowering::AArch64TargetLowering(const TargetMachine &TM,
ISD::FMINIMUM, ISD::FMINNUM, ISD::FMUL, ISD::FSUB}) {
setOperationPromotedToType(Opcode, MVT::nxv2bf16, MVT::nxv2f32);
setOperationPromotedToType(Opcode, MVT::nxv4bf16, MVT::nxv4f32);
setOperationAction(Opcode, MVT::nxv8bf16, Expand);
setOperationPromotedToType(Opcode, MVT::nxv8bf16, MVT::nxv8f32);
}
}

1001
llvm/test/CodeGen/AArch64/sve-bf16-compares.ll Normal file
View File

File diff suppressed because it is too large Load Diff