shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity

[TableGen] Fix MUL case in DAG default operands test (#185847)

Browse Source 
The checks have been unused forever. This was an oversight in the patch
that introduced this test: https://reviews.llvm.org/D63814

Also fix the checks to match the actual output. This looks like another
oversight in the original patch, presumably because the checks were
never actually tested.
This commit is contained in:
Jay Foad 2026-03-11 17:09:58 +00:00 committed by GitHub
parent bf67e4d4ad
commit 319808cec7
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
llvm/test/TableGen/DAGDefaultOps.td
View File

@ -3,6 +3,7 @@
// RUN: FileCheck --check-prefix=ADDINT %s < %t
// RUN: FileCheck --check-prefix=SUB %s < %t
// RUN: FileCheck --check-prefix=MULINT %s < %t
// RUN: FileCheck --check-prefix=MUL %s < %t
include "llvm/Target/Target.td"
@ -102,7 +103,7 @@ def MulIRRPat : Pat<(mul i32:$x, i32:$y), (MulIRR Reg:$x, Reg:$y)>;
// MULINT-NEXT: OPC_MorphNodeTo1Chain, TARGET_VAL(::MulRRI)
// MUL: SwitchOpcode{{.*}}TARGET_VAL(ISD::MUL)
// MUL-NEXT: OPC_EmitIntegerI32, 0
// MUL-NEXT: OPC_RecordChild0
// MUL-NEXT: OPC_RecordChild1
// MUL-NEXT: OPC_MorphNodeTo1Chain, TARGET_VAL(::MulRRI)
// MUL-NEXT: OPC_EmitIntegerI32, 0
// MUL-NEXT: OPC_MorphNodeTo1None, TARGET_VAL(::MulIRR)