shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity

[AArch64][ARM] Add tests for frem power2 lowering. NFC

Browse Source
This commit is contained in:
David Green 2024-05-09 17:15:35 +01:00
parent eb177803bf
commit 9e1a49cba7
2 changed files with 529 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

479
llvm/test/CodeGen/AArch64/frem-power2.ll Normal file
View File

@ -0,0 +1,479 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
; RUN: llc -mtriple=aarch64 -mattr=+fullfp16 -verify-machineinstrs %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-SD
; RUN: llc -mtriple=aarch64 -mattr=+fullfp16 -global-isel -verify-machineinstrs %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-GI
define float @frem2(float %x) {
; CHECK-LABEL: frem2:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fmov s1, #2.00000000
; CHECK-NEXT: b fmodf
entry:
%fmod = frem float %x, 2.0
ret float %fmod
}
define float @frem2_nsz(float %x) {
; CHECK-LABEL: frem2_nsz:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fmov s1, #2.00000000
; CHECK-NEXT: b fmodf
entry:
%fmod = frem nsz float %x, 2.0
ret float %fmod
}
define float @frem2_fast(float %x) {
; CHECK-LABEL: frem2_fast:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fmov s1, #2.00000000
; CHECK-NEXT: b fmodf
entry:
%fmod = frem fast float %x, 2.0
ret float %fmod
}
define float @frem2_abs(float %x) {
; CHECK-LABEL: frem2_abs:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fabs s0, s0
; CHECK-NEXT: fmov s1, #2.00000000
; CHECK-NEXT: b fmodf
entry:
%a = tail call float @llvm.fabs.f32(float %x)
%fmod = frem float %a, 2.0
ret float %fmod
}
define half @hrem2_nsz(half %x) {
; CHECK-SD-LABEL: hrem2_nsz:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: str x30, [sp, #-16]! // 8-byte Folded Spill
; CHECK-SD-NEXT: .cfi_def_cfa_offset 16
; CHECK-SD-NEXT: .cfi_offset w30, -16
; CHECK-SD-NEXT: fcvt s0, h0
; CHECK-SD-NEXT: fmov s1, #2.00000000
; CHECK-SD-NEXT: bl fmodf
; CHECK-SD-NEXT: fcvt h0, s0
; CHECK-SD-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: hrem2_nsz:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: str x30, [sp, #-16]! // 8-byte Folded Spill
; CHECK-GI-NEXT: .cfi_def_cfa_offset 16
; CHECK-GI-NEXT: .cfi_offset w30, -16
; CHECK-GI-NEXT: fmov h1, #2.00000000
; CHECK-GI-NEXT: fcvt s0, h0
; CHECK-GI-NEXT: fcvt s1, h1
; CHECK-GI-NEXT: bl fmodf
; CHECK-GI-NEXT: fcvt h0, s0
; CHECK-GI-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
; CHECK-GI-NEXT: ret
entry:
%fmod = frem nsz half %x, 2.0
ret half %fmod
}
define double @drem2_nsz(double %x) {
; CHECK-LABEL: drem2_nsz:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fmov d1, #2.00000000
; CHECK-NEXT: b fmod
entry:
%fmod = frem nsz double %x, 2.0
ret double %fmod
}
define float @frem3_nsz(float %x) {
; CHECK-LABEL: frem3_nsz:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fmov s1, #3.00000000
; CHECK-NEXT: b fmodf
entry:
%fmod = frem nsz float %x, 3.0
ret float %fmod
}
define float @frem05_nsz(float %x) {
; CHECK-LABEL: frem05_nsz:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fmov s1, #0.50000000
; CHECK-NEXT: b fmodf
entry:
%fmod = frem nsz float %x, 0.5
ret float %fmod
}
define float @frem1_nsz(float %x) {
; CHECK-LABEL: frem1_nsz:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fmov s1, #1.00000000
; CHECK-NEXT: b fmodf
entry:
%fmod = frem nsz float %x, 1.0
ret float %fmod
}
define float @frem0_nsz(float %x) {
; CHECK-LABEL: frem0_nsz:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: movi d1, #0000000000000000
; CHECK-NEXT: b fmodf
entry:
%fmod = frem nsz float %x, 0.0
ret float %fmod
}
define float @fremm2_nsz(float %x) {
; CHECK-LABEL: fremm2_nsz:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fmov s1, #-2.00000000
; CHECK-NEXT: b fmodf
entry:
%fmod = frem nsz float %x, -2.0
ret float %fmod
}
define float @frem4_abs(float %x) {
; CHECK-LABEL: frem4_abs:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fabs s0, s0
; CHECK-NEXT: fmov s1, #4.00000000
; CHECK-NEXT: b fmodf
entry:
%a = tail call float @llvm.fabs.f32(float %x)
%fmod = frem float %a, 4.0
ret float %fmod
}
define float @frem16_abs(float %x) {
; CHECK-LABEL: frem16_abs:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fabs s0, s0
; CHECK-NEXT: fmov s1, #16.00000000
; CHECK-NEXT: b fmodf
entry:
%a = tail call float @llvm.fabs.f32(float %x)
%fmod = frem float %a, 16.0
ret float %fmod
}
define float @frem4294967296_abs(float %x) {
; CHECK-LABEL: frem4294967296_abs:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fabs s0, s0
; CHECK-NEXT: mov w8, #1333788672 // =0x4f800000
; CHECK-NEXT: fmov s1, w8
; CHECK-NEXT: b fmodf
entry:
%a = tail call float @llvm.fabs.f32(float %x)
%fmod = frem float %a, 4294967296.0
ret float %fmod
}
define float @frem1152921504606846976_abs(float %x) {
; CHECK-LABEL: frem1152921504606846976_abs:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fabs s0, s0
; CHECK-NEXT: mov w8, #1568669696 // =0x5d800000
; CHECK-NEXT: fmov s1, w8
; CHECK-NEXT: b fmodf
entry:
%a = tail call float @llvm.fabs.f32(float %x)
%fmod = frem float %a, 1152921504606846976.0
ret float %fmod
}
define float @frem4611686018427387904_abs(float %x) {
; CHECK-LABEL: frem4611686018427387904_abs:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fabs s0, s0
; CHECK-NEXT: mov w8, #1585446912 // =0x5e800000
; CHECK-NEXT: fmov s1, w8
; CHECK-NEXT: b fmodf
entry:
%a = tail call float @llvm.fabs.f32(float %x)
%fmod = frem float %a, 4611686018427387904.0
ret float %fmod
}
define float @frem9223372036854775808_abs(float %x) {
; CHECK-LABEL: frem9223372036854775808_abs:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fabs s0, s0
; CHECK-NEXT: movi v1.2s, #95, lsl #24
; CHECK-NEXT: b fmodf
entry:
%a = tail call float @llvm.fabs.f32(float %x)
%fmod = frem float %a, 9223372036854775808.0
ret float %fmod
}
define <4 x float> @frem2_nsz_vec(<4 x float> %x) {
; CHECK-SD-LABEL: frem2_nsz_vec:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: sub sp, sp, #48
; CHECK-SD-NEXT: str x30, [sp, #32] // 8-byte Folded Spill
; CHECK-SD-NEXT: .cfi_def_cfa_offset 48
; CHECK-SD-NEXT: .cfi_offset w30, -16
; CHECK-SD-NEXT: str q0, [sp, #16] // 16-byte Folded Spill
; CHECK-SD-NEXT: mov s0, v0.s[1]
; CHECK-SD-NEXT: fmov s1, #2.00000000
; CHECK-SD-NEXT: bl fmodf
; CHECK-SD-NEXT: fmov s1, #2.00000000
; CHECK-SD-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-SD-NEXT: str q0, [sp] // 16-byte Folded Spill
; CHECK-SD-NEXT: ldr q0, [sp, #16] // 16-byte Folded Reload
; CHECK-SD-NEXT: // kill: def $s0 killed $s0 killed $q0
; CHECK-SD-NEXT: bl fmodf
; CHECK-SD-NEXT: ldr q1, [sp] // 16-byte Folded Reload
; CHECK-SD-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-SD-NEXT: mov v0.s[1], v1.s[0]
; CHECK-SD-NEXT: fmov s1, #2.00000000
; CHECK-SD-NEXT: str q0, [sp] // 16-byte Folded Spill
; CHECK-SD-NEXT: ldr q0, [sp, #16] // 16-byte Folded Reload
; CHECK-SD-NEXT: mov s0, v0.s[2]
; CHECK-SD-NEXT: bl fmodf
; CHECK-SD-NEXT: ldr q1, [sp] // 16-byte Folded Reload
; CHECK-SD-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-SD-NEXT: mov v1.s[2], v0.s[0]
; CHECK-SD-NEXT: ldr q0, [sp, #16] // 16-byte Folded Reload
; CHECK-SD-NEXT: mov s0, v0.s[3]
; CHECK-SD-NEXT: str q1, [sp] // 16-byte Folded Spill
; CHECK-SD-NEXT: fmov s1, #2.00000000
; CHECK-SD-NEXT: bl fmodf
; CHECK-SD-NEXT: ldr q1, [sp] // 16-byte Folded Reload
; CHECK-SD-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-SD-NEXT: ldr x30, [sp, #32] // 8-byte Folded Reload
; CHECK-SD-NEXT: mov v1.s[3], v0.s[0]
; CHECK-SD-NEXT: mov v0.16b, v1.16b
; CHECK-SD-NEXT: add sp, sp, #48
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: frem2_nsz_vec:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: sub sp, sp, #80
; CHECK-GI-NEXT: str d10, [sp, #48] // 8-byte Folded Spill
; CHECK-GI-NEXT: stp d9, d8, [sp, #56] // 16-byte Folded Spill
; CHECK-GI-NEXT: str x30, [sp, #72] // 8-byte Folded Spill
; CHECK-GI-NEXT: .cfi_def_cfa_offset 80
; CHECK-GI-NEXT: .cfi_offset w30, -8
; CHECK-GI-NEXT: .cfi_offset b8, -16
; CHECK-GI-NEXT: .cfi_offset b9, -24
; CHECK-GI-NEXT: .cfi_offset b10, -32
; CHECK-GI-NEXT: fmov s1, #2.00000000
; CHECK-GI-NEXT: mov s8, v0.s[1]
; CHECK-GI-NEXT: mov s9, v0.s[2]
; CHECK-GI-NEXT: mov s10, v0.s[3]
; CHECK-GI-NEXT: // kill: def $s0 killed $s0 killed $q0
; CHECK-GI-NEXT: bl fmodf
; CHECK-GI-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-GI-NEXT: str q0, [sp, #32] // 16-byte Folded Spill
; CHECK-GI-NEXT: fmov s1, #2.00000000
; CHECK-GI-NEXT: fmov s0, s8
; CHECK-GI-NEXT: bl fmodf
; CHECK-GI-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-GI-NEXT: str q0, [sp, #16] // 16-byte Folded Spill
; CHECK-GI-NEXT: fmov s1, #2.00000000
; CHECK-GI-NEXT: fmov s0, s9
; CHECK-GI-NEXT: bl fmodf
; CHECK-GI-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-GI-NEXT: str q0, [sp] // 16-byte Folded Spill
; CHECK-GI-NEXT: fmov s1, #2.00000000
; CHECK-GI-NEXT: fmov s0, s10
; CHECK-GI-NEXT: bl fmodf
; CHECK-GI-NEXT: ldp q2, q1, [sp, #16] // 32-byte Folded Reload
; CHECK-GI-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-GI-NEXT: ldr x30, [sp, #72] // 8-byte Folded Reload
; CHECK-GI-NEXT: ldp d9, d8, [sp, #56] // 16-byte Folded Reload
; CHECK-GI-NEXT: ldr d10, [sp, #48] // 8-byte Folded Reload
; CHECK-GI-NEXT: mov v1.s[1], v2.s[0]
; CHECK-GI-NEXT: ldr q2, [sp] // 16-byte Folded Reload
; CHECK-GI-NEXT: mov v1.s[2], v2.s[0]
; CHECK-GI-NEXT: mov v1.s[3], v0.s[0]
; CHECK-GI-NEXT: mov v0.16b, v1.16b
; CHECK-GI-NEXT: add sp, sp, #80
; CHECK-GI-NEXT: ret
entry:
%fmod = frem nsz <4 x float> %x, <float 2.0, float 2.0, float 2.0, float 2.0>
ret <4 x float> %fmod
}
define <4 x float> @frem1152921504606846976_absv(<4 x float> %x) {
; CHECK-SD-LABEL: frem1152921504606846976_absv:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: sub sp, sp, #48
; CHECK-SD-NEXT: str d8, [sp, #32] // 8-byte Folded Spill
; CHECK-SD-NEXT: str x30, [sp, #40] // 8-byte Folded Spill
; CHECK-SD-NEXT: .cfi_def_cfa_offset 48
; CHECK-SD-NEXT: .cfi_offset w30, -8
; CHECK-SD-NEXT: .cfi_offset b8, -16
; CHECK-SD-NEXT: fabs v0.4s, v0.4s
; CHECK-SD-NEXT: mov w8, #1568669696 // =0x5d800000
; CHECK-SD-NEXT: fmov s8, w8
; CHECK-SD-NEXT: str q0, [sp, #16] // 16-byte Folded Spill
; CHECK-SD-NEXT: mov s0, v0.s[1]
; CHECK-SD-NEXT: fmov s1, s8
; CHECK-SD-NEXT: bl fmodf
; CHECK-SD-NEXT: fmov s1, s8
; CHECK-SD-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-SD-NEXT: str q0, [sp] // 16-byte Folded Spill
; CHECK-SD-NEXT: ldr q0, [sp, #16] // 16-byte Folded Reload
; CHECK-SD-NEXT: // kill: def $s0 killed $s0 killed $q0
; CHECK-SD-NEXT: bl fmodf
; CHECK-SD-NEXT: ldr q1, [sp] // 16-byte Folded Reload
; CHECK-SD-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-SD-NEXT: mov v0.s[1], v1.s[0]
; CHECK-SD-NEXT: fmov s1, s8
; CHECK-SD-NEXT: str q0, [sp] // 16-byte Folded Spill
; CHECK-SD-NEXT: ldr q0, [sp, #16] // 16-byte Folded Reload
; CHECK-SD-NEXT: mov s0, v0.s[2]
; CHECK-SD-NEXT: bl fmodf
; CHECK-SD-NEXT: ldr q1, [sp] // 16-byte Folded Reload
; CHECK-SD-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-SD-NEXT: mov v1.s[2], v0.s[0]
; CHECK-SD-NEXT: ldr q0, [sp, #16] // 16-byte Folded Reload
; CHECK-SD-NEXT: mov s0, v0.s[3]
; CHECK-SD-NEXT: str q1, [sp] // 16-byte Folded Spill
; CHECK-SD-NEXT: fmov s1, s8
; CHECK-SD-NEXT: bl fmodf
; CHECK-SD-NEXT: ldr q1, [sp] // 16-byte Folded Reload
; CHECK-SD-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-SD-NEXT: ldr x30, [sp, #40] // 8-byte Folded Reload
; CHECK-SD-NEXT: ldr d8, [sp, #32] // 8-byte Folded Reload
; CHECK-SD-NEXT: mov v1.s[3], v0.s[0]
; CHECK-SD-NEXT: mov v0.16b, v1.16b
; CHECK-SD-NEXT: add sp, sp, #48
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: frem1152921504606846976_absv:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: sub sp, sp, #96
; CHECK-GI-NEXT: stp d11, d10, [sp, #48] // 16-byte Folded Spill
; CHECK-GI-NEXT: stp d9, d8, [sp, #64] // 16-byte Folded Spill
; CHECK-GI-NEXT: str x30, [sp, #80] // 8-byte Folded Spill
; CHECK-GI-NEXT: .cfi_def_cfa_offset 96
; CHECK-GI-NEXT: .cfi_offset w30, -16
; CHECK-GI-NEXT: .cfi_offset b8, -24
; CHECK-GI-NEXT: .cfi_offset b9, -32
; CHECK-GI-NEXT: .cfi_offset b10, -40
; CHECK-GI-NEXT: .cfi_offset b11, -48
; CHECK-GI-NEXT: mov w8, #1568669696 // =0x5d800000
; CHECK-GI-NEXT: fabs v0.4s, v0.4s
; CHECK-GI-NEXT: fmov s11, w8
; CHECK-GI-NEXT: fmov s1, s11
; CHECK-GI-NEXT: mov s8, v0.s[1]
; CHECK-GI-NEXT: mov s9, v0.s[2]
; CHECK-GI-NEXT: mov s10, v0.s[3]
; CHECK-GI-NEXT: // kill: def $s0 killed $s0 killed $q0
; CHECK-GI-NEXT: bl fmodf
; CHECK-GI-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-GI-NEXT: str q0, [sp, #32] // 16-byte Folded Spill
; CHECK-GI-NEXT: fmov s1, s11
; CHECK-GI-NEXT: fmov s0, s8
; CHECK-GI-NEXT: bl fmodf
; CHECK-GI-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-GI-NEXT: str q0, [sp, #16] // 16-byte Folded Spill
; CHECK-GI-NEXT: fmov s1, s11
; CHECK-GI-NEXT: fmov s0, s9
; CHECK-GI-NEXT: bl fmodf
; CHECK-GI-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-GI-NEXT: str q0, [sp] // 16-byte Folded Spill
; CHECK-GI-NEXT: fmov s1, s11
; CHECK-GI-NEXT: fmov s0, s10
; CHECK-GI-NEXT: bl fmodf
; CHECK-GI-NEXT: ldp q2, q1, [sp, #16] // 32-byte Folded Reload
; CHECK-GI-NEXT: // kill: def $s0 killed $s0 def $q0
; CHECK-GI-NEXT: ldr x30, [sp, #80] // 8-byte Folded Reload
; CHECK-GI-NEXT: ldp d9, d8, [sp, #64] // 16-byte Folded Reload
; CHECK-GI-NEXT: ldp d11, d10, [sp, #48] // 16-byte Folded Reload
; CHECK-GI-NEXT: mov v1.s[1], v2.s[0]
; CHECK-GI-NEXT: ldr q2, [sp] // 16-byte Folded Reload
; CHECK-GI-NEXT: mov v1.s[2], v2.s[0]
; CHECK-GI-NEXT: mov v1.s[3], v0.s[0]
; CHECK-GI-NEXT: mov v0.16b, v1.16b
; CHECK-GI-NEXT: add sp, sp, #96
; CHECK-GI-NEXT: ret
entry:
%a = tail call <4 x float> @llvm.fabs.v4f32(<4 x float> %x)
%fmod = frem <4 x float> %a, <float 1152921504606846976.0, float 1152921504606846976.0, float 1152921504606846976.0, float 1152921504606846976.0>
ret <4 x float> %fmod
}
define float @frem2_nsz_sitofp(float %x, i32 %sa) {
; CHECK-LABEL: frem2_nsz_sitofp:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: mov w8, #1 // =0x1
; CHECK-NEXT: lsl w8, w8, w0
; CHECK-NEXT: scvtf s1, w8
; CHECK-NEXT: b fmodf
entry:
%s = shl i32 1, %sa
%y = sitofp i32 %s to float
%fmod = frem nsz float %x, %y
ret float %fmod
}
define float @frem2_nsz_uitofp(float %x, i32 %sa) {
; CHECK-LABEL: frem2_nsz_uitofp:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: mov w8, #1 // =0x1
; CHECK-NEXT: lsl w8, w8, w0
; CHECK-NEXT: ucvtf s1, w8
; CHECK-NEXT: b fmodf
entry:
%s = shl i32 1, %sa
%y = uitofp i32 %s to float
%fmod = frem nsz float %x, %y
ret float %fmod
}
define float @frem2_const_sitofp(float %x, i32 %sa) {
; CHECK-SD-LABEL: frem2_const_sitofp:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: mov w8, #1 // =0x1
; CHECK-SD-NEXT: fmov s0, #12.50000000
; CHECK-SD-NEXT: lsl w8, w8, w0
; CHECK-SD-NEXT: scvtf s1, w8
; CHECK-SD-NEXT: b fmodf
;
; CHECK-GI-LABEL: frem2_const_sitofp:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: mov w8, #1 // =0x1
; CHECK-GI-NEXT: and w9, w0, #0x1f
; CHECK-GI-NEXT: fmov s0, #12.50000000
; CHECK-GI-NEXT: lsl w8, w8, w9
; CHECK-GI-NEXT: scvtf s1, w8
; CHECK-GI-NEXT: b fmodf
entry:
%sa2 = and i32 %sa, 31
%s = shl i32 1, %sa2
%y = sitofp i32 %s to float
%fmod = frem float 12.50, %y
ret float %fmod
}
define float @frem2_constneg_sitofp(float %x, i32 %sa) {
; CHECK-SD-LABEL: frem2_constneg_sitofp:
; CHECK-SD: // %bb.0: // %entry
; CHECK-SD-NEXT: mov w8, #1 // =0x1
; CHECK-SD-NEXT: fmov s0, #-12.50000000
; CHECK-SD-NEXT: lsl w8, w8, w0
; CHECK-SD-NEXT: scvtf s1, w8
; CHECK-SD-NEXT: b fmodf
;
; CHECK-GI-LABEL: frem2_constneg_sitofp:
; CHECK-GI: // %bb.0: // %entry
; CHECK-GI-NEXT: mov w8, #1 // =0x1
; CHECK-GI-NEXT: and w9, w0, #0x1f
; CHECK-GI-NEXT: fmov s0, #-12.50000000
; CHECK-GI-NEXT: lsl w8, w8, w9
; CHECK-GI-NEXT: scvtf s1, w8
; CHECK-GI-NEXT: b fmodf
entry:
%sa2 = and i32 %sa, 31
%s = shl i32 1, %sa2
%y = sitofp i32 %s to float
%fmod = frem float -12.50, %y
ret float %fmod
}

50
llvm/test/CodeGen/ARM/frem-power2.ll Normal file
View File

@ -0,0 +1,50 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
; RUN: llc -mtriple=thumbv8m.main-none-eabi %s -o - | FileCheck %s --check-prefix=CHECK-SOFT
; RUN: llc -mtriple=thumbv8m.main-none-eabi -mattr=+fp-armv8 %s -o - | FileCheck %s --check-prefix=CHECK-FP
; RUN: llc -mtriple=thumbv8m.main-none-eabi -mattr=+fp-armv8,+slowfpvfmx %s -o - | FileCheck %s --check-prefix=CHECK-M33
define float @frem4(float %x) {
; CHECK-SOFT-LABEL: frem4:
; CHECK-SOFT: @ %bb.0: @ %entry
; CHECK-SOFT-NEXT: .save {r7, lr}
; CHECK-SOFT-NEXT: push {r7, lr}
; CHECK-SOFT-NEXT: mov.w r1, #1082130432
; CHECK-SOFT-NEXT: bl fmodf
; CHECK-SOFT-NEXT: pop {r7, pc}
;
; CHECK-FP-LABEL: frem4:
; CHECK-FP: @ %bb.0: @ %entry
; CHECK-FP-NEXT: mov.w r1, #1082130432
; CHECK-FP-NEXT: b fmodf
;
; CHECK-M33-LABEL: frem4:
; CHECK-M33: @ %bb.0: @ %entry
; CHECK-M33-NEXT: mov.w r1, #1082130432
; CHECK-M33-NEXT: b fmodf
entry:
%fmod = frem float %x, 4.0
ret float %fmod
}
define float @frem4_nsz(float %x) {
; CHECK-SOFT-LABEL: frem4_nsz:
; CHECK-SOFT: @ %bb.0: @ %entry
; CHECK-SOFT-NEXT: .save {r7, lr}
; CHECK-SOFT-NEXT: push {r7, lr}
; CHECK-SOFT-NEXT: mov.w r1, #1082130432
; CHECK-SOFT-NEXT: bl fmodf
; CHECK-SOFT-NEXT: pop {r7, pc}
;
; CHECK-FP-LABEL: frem4_nsz:
; CHECK-FP: @ %bb.0: @ %entry
; CHECK-FP-NEXT: mov.w r1, #1082130432
; CHECK-FP-NEXT: b fmodf
;
; CHECK-M33-LABEL: frem4_nsz:
; CHECK-M33: @ %bb.0: @ %entry
; CHECK-M33-NEXT: mov.w r1, #1082130432
; CHECK-M33-NEXT: b fmodf
entry:
%fmod = frem nsz float %x, 4.0
ret float %fmod
}