[llvm] Remove redundant control flow (NFC) (#138304)
This commit is contained in:
parent
173ec728d2
commit
aa613777af
@ -313,8 +313,6 @@ void KernelInfo::emitKernelInfo(Function &F, FunctionAnalysisManager &FAM,
|
||||
REMARK_PROPERTY(Invokes);
|
||||
REMARK_PROPERTY(FlatAddrspaceAccesses);
|
||||
#undef REMARK_PROPERTY
|
||||
|
||||
return;
|
||||
}
|
||||
|
||||
PreservedAnalyses KernelInfoPrinter::run(Function &F,
|
||||
|
@ -3597,9 +3597,8 @@ void IRTranslator::translateDbgDeclareRecord(Value *Address, bool HasArgList,
|
||||
// A dbg.declare describes the address of a source variable, so lower it
|
||||
// into an indirect DBG_VALUE.
|
||||
MIRBuilder.setDebugLoc(DL);
|
||||
MIRBuilder.buildIndirectDbgValue(getOrCreateVReg(*Address),
|
||||
Variable, Expression);
|
||||
return;
|
||||
MIRBuilder.buildIndirectDbgValue(getOrCreateVReg(*Address), Variable,
|
||||
Expression);
|
||||
}
|
||||
|
||||
void IRTranslator::translateDbgInfo(const Instruction &Inst,
|
||||
|
@ -521,7 +521,7 @@ private:
|
||||
DenseMap<RegSubRegPair, MachineInstr *> CopySrcMIs;
|
||||
|
||||
// MachineFunction::Delegate implementation. Used to maintain CopySrcMIs.
|
||||
void MF_HandleInsertion(MachineInstr &MI) override { return; }
|
||||
void MF_HandleInsertion(MachineInstr &MI) override {}
|
||||
|
||||
bool getCopySrc(MachineInstr &MI, RegSubRegPair &SrcPair) {
|
||||
if (!MI.isCopy())
|
||||
|
@ -1389,7 +1389,6 @@ void DWARFVerifier::verifyNameIndexBuckets(const DWARFDebugNames::NameIndex &NI,
|
||||
}
|
||||
NextUncovered = std::max(NextUncovered, Idx);
|
||||
}
|
||||
return;
|
||||
}
|
||||
|
||||
void DWARFVerifier::verifyNameIndexAttribute(
|
||||
@ -1469,7 +1468,6 @@ void DWARFVerifier::verifyNameIndexAttribute(
|
||||
});
|
||||
return;
|
||||
}
|
||||
return;
|
||||
}
|
||||
|
||||
void DWARFVerifier::verifyNameIndexAbbrevs(
|
||||
@ -2068,7 +2066,6 @@ void DWARFVerifier::verifyDebugNames(const DWARFSection &AccelSection,
|
||||
}
|
||||
}
|
||||
}
|
||||
return;
|
||||
}
|
||||
|
||||
bool DWARFVerifier::handleAccelTables() {
|
||||
|
@ -34,9 +34,7 @@ auto GenericConvergenceVerifier<SSAContext>::getConvOp(const Instruction &I)
|
||||
|
||||
template <>
|
||||
void GenericConvergenceVerifier<SSAContext>::checkConvergenceTokenProduced(
|
||||
const Instruction &I) {
|
||||
return;
|
||||
}
|
||||
const Instruction &I) {}
|
||||
|
||||
template <>
|
||||
const Instruction *
|
||||
|
@ -707,7 +707,6 @@ void ASTNode::renderSectionLambdas(const json::Value &Contexts,
|
||||
Parser P = Parser(LambdaStr);
|
||||
AstPtr LambdaNode = P.parse(Partials, Lambdas, SectionLambdas, Escapes);
|
||||
LambdaNode->render(Contexts, OS);
|
||||
return;
|
||||
}
|
||||
|
||||
void Template::render(const json::Value &Data, llvm::raw_ostream &OS) {
|
||||
|
@ -5902,7 +5902,6 @@ static void ReplaceTcgen05Ld(SDNode *N, SelectionDAG &DAG,
|
||||
SDValue BuildVector = DAG.getNode(ISD::BUILD_VECTOR, DL, ResVT, ScalarRes);
|
||||
Results.push_back(BuildVector); // Build Vector
|
||||
Results.push_back(Chain); // Chain
|
||||
return;
|
||||
}
|
||||
|
||||
static void ReplaceINTRINSIC_W_CHAIN(SDNode *N, SelectionDAG &DAG,
|
||||
|
@ -357,8 +357,6 @@ static void lowerExpectAssume(IntrinsicInst *II) {
|
||||
} else {
|
||||
llvm_unreachable("Unknown intrinsic");
|
||||
}
|
||||
|
||||
return;
|
||||
}
|
||||
|
||||
static bool toSpvOverloadedIntrinsic(IntrinsicInst *II, Intrinsic::ID NewID,
|
||||
|
@ -1295,7 +1295,6 @@ static void analyzeCostOfVecReduction(const IntrinsicInst &II,
|
||||
}
|
||||
CostAfterReduction = TTI.getArithmeticReductionCost(ReductionOpc, VecRedTy,
|
||||
std::nullopt, CostKind);
|
||||
return;
|
||||
}
|
||||
|
||||
bool VectorCombine::foldBinopOfReductions(Instruction &I) {
|
||||
|
Loading…
x
Reference in New Issue
Block a user