shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

[RISCV] Allow libunwind to build for rv32e (#98855)

Browse Source 
Don't try to save x16-x31 when using rv32e ISA

Note that I haven't actually tested yet whether or not unwinding
actually works on rv32e, but the code as-is doesn't even build.
This commit is contained in:
R 2024-08-02 07:59:29 +01:00 committed by GitHub
parent 54a940b5ba
commit b33a675e3f
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
2 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
libunwind/src/UnwindRegistersRestore.S
View File

@ -1169,7 +1169,11 @@ DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind15Registers_riscv6jumptoEv)
ILOAD x\i, (RISCV_ISIZE * \i)(a0)
.endr
// skip a0 for now
#if defined(__riscv_32e)
.irp i,11,12,13,14,15
#else
.irp i,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
#endif
ILOAD x\i, (RISCV_ISIZE * \i)(a0)
.endr
ILOAD x10, (RISCV_ISIZE * 10)(a0) // restore a0

4
libunwind/src/UnwindRegistersSave.S
View File

@ -1108,7 +1108,11 @@ DEFINE_LIBUNWIND_FUNCTION(__unw_getcontext)
#
DEFINE_LIBUNWIND_FUNCTION(__unw_getcontext)
ISTORE x1, (RISCV_ISIZE * 0)(a0) // store ra as pc
#if defined(__riscv_32e)
.irp i,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
#else
.irp i,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
#endif
ISTORE x\i, (RISCV_ISIZE * \i)(a0)
.endr