shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity

[SystemZ] Fix test case.

Browse Source 
Remove bad kill flags fom load-and-test.mir as discovered by
https://reviews.llvm.org/D78586: "[MachineVerifier] Add more checks for
registers in live-in lists".

Review: Ulrich Weigand
This commit is contained in:
Jonas Paulsson 2020-04-28 09:37:43 +02:00
parent 3c80478d73
commit c84461ba8d
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
llvm/test/CodeGen/SystemZ/load-and-test.mir
View File

@ -15,12 +15,12 @@ body: |
bb.0 ():
liveins: $r1d
renamable $r0l = L $r1d, 0, $noreg
CLFIMux killed renamable $r0l, 0, implicit-def $cc
CLFIMux renamable $r0l, 0, implicit-def $cc
BRC 14, 10, %bb.2, implicit $cc
bb.1 ():
liveins: $r0l
ST killed renamable $r0l, $r15d, 164, $noreg
ST renamable $r0l, $r15d, 164, $noreg
bb.2 ():
liveins: $r0l
@ -38,12 +38,12 @@ body: |
bb.0 ():
liveins: $r1d
renamable $r0l = L $r1d, 0, $noreg
CLFIMux killed renamable $r0l, 0, implicit-def $cc
CLFIMux renamable $r0l, 0, implicit-def $cc
BRC 14, 8, %bb.2, implicit $cc
bb.1 ():
liveins: $r0l
ST killed renamable $r0l, $r15d, 164, $noreg
ST renamable $r0l, $r15d, 164, $noreg
bb.2 ():
liveins: $r0l