shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

[RISCV] Update lld tests for the C ext implication change (#132541)

Browse Source
This commit is contained in:
Jesse Huang 2025-03-22 20:57:50 +08:00 committed by GitHub
parent 2909c420f6
commit fbaf3b895c
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
2 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lld/test/ELF/lto/riscv-attributes.ll
View File

@ -10,10 +10,10 @@
; CHECK: BuildAttributes { ; CHECK: BuildAttributes {
; CHECK-NEXT: FormatVersion: 0x41 ; CHECK-NEXT: FormatVersion: 0x41
; CHECK-NEXT: Section 1 { ; CHECK-NEXT: Section 1 {
; CHECK-NEXT: SectionLength: 98 ; CHECK-NEXT: SectionLength: 119
; CHECK-NEXT: Vendor: riscv ; CHECK-NEXT: Vendor: riscv
; CHECK-NEXT: Tag: Tag_File (0x1) ; CHECK-NEXT: Tag: Tag_File (0x1)
; CHECK-NEXT: Size: 88 ; CHECK-NEXT: Size: 109
; CHECK-NEXT: FileAttributes { ; CHECK-NEXT: FileAttributes {
; CHECK-NEXT: Attribute { ; CHECK-NEXT: Attribute {
; CHECK-NEXT: Tag: 4 ; CHECK-NEXT: Tag: 4
@ -30,7 +30,7 @@
; CHECK-NEXT: Attribute { ; CHECK-NEXT: Attribute {
; CHECK-NEXT: Tag: 5 ; CHECK-NEXT: Tag: 5
; CHECK-NEXT: TagName: arch ; CHECK-NEXT: TagName: arch
; CHECK-NEXT: Value: rv32i2p1_m2p0_a2p1_f2p2_d2p2_c2p0_zicsr2p0_zmmul1p0_zaamo1p0_zalrsc1p0_zbb1p0{{$}} ; CHECK-NEXT: Value: rv32i2p1_m2p0_a2p1_f2p2_d2p2_c2p0_zicsr2p0_zmmul1p0_zaamo1p0_zalrsc1p0_zca1p0_zcd1p0_zcf1p0_zbb1p0{{$}}
; CHECK-NEXT: } ; CHECK-NEXT: }
; CHECK-NEXT: } ; CHECK-NEXT: }
; CHECK-NEXT: } ; CHECK-NEXT: }

16
lld/test/ELF/riscv-attributes.s
View File

@ -104,20 +104,20 @@
# UNKNOWN22: warning: unknown22a.o:(.riscv.attributes): invalid tag 0x16 at offset 0x10 # UNKNOWN22: warning: unknown22a.o:(.riscv.attributes): invalid tag 0x16 at offset 0x10
# HDR: Name Type Address Off Size ES Flg Lk Inf Al # HDR: Name Type Address Off Size ES Flg Lk Inf Al
# HDR: .riscv.attributes RISCV_ATTRIBUTES 0000000000000000 000158 00005a 00 0 0 1{{$}} # HDR: .riscv.attributes RISCV_ATTRIBUTES 0000000000000000 000158 000068 00 0 0 1{{$}}
# HDR: Type Offset VirtAddr PhysAddr FileSiz MemSiz Flg Align # HDR: Type Offset VirtAddr PhysAddr FileSiz MemSiz Flg Align
# HDR: LOAD 0x000000 0x0000000000010000 0x0000000000010000 0x000158 0x000158 R 0x1000 # HDR: LOAD 0x000000 0x0000000000010000 0x0000000000010000 0x000158 0x000158 R 0x1000
# HDR-NEXT: GNU_STACK 0x000000 0x0000000000000000 0x0000000000000000 0x000000 0x000000 RW 0 # HDR-NEXT: GNU_STACK 0x000000 0x0000000000000000 0x0000000000000000 0x000000 0x000000 RW 0
# HDR-NEXT: ATTRIBUTES 0x000158 0x0000000000000000 0x0000000000000000 0x00005a 0x00005a R 0x1{{$}} # HDR-NEXT: ATTRIBUTES 0x000158 0x0000000000000000 0x0000000000000000 0x000068 0x000068 R 0x1{{$}}
# CHECK: BuildAttributes { # CHECK: BuildAttributes {
# CHECK-NEXT: FormatVersion: 0x41 # CHECK-NEXT: FormatVersion: 0x41
# CHECK-NEXT: Section 1 { # CHECK-NEXT: Section 1 {
# CHECK-NEXT: SectionLength: 89 # CHECK-NEXT: SectionLength: 103
# CHECK-NEXT: Vendor: riscv # CHECK-NEXT: Vendor: riscv
# CHECK-NEXT: Tag: Tag_File (0x1) # CHECK-NEXT: Tag: Tag_File (0x1)
# CHECK-NEXT: Size: 79 # CHECK-NEXT: Size: 93
# CHECK-NEXT: FileAttributes { # CHECK-NEXT: FileAttributes {
# CHECK-NEXT: Attribute { # CHECK-NEXT: Attribute {
# CHECK-NEXT: Tag: 4 # CHECK-NEXT: Tag: 4
@ -128,7 +128,7 @@
# CHECK-NEXT: Attribute { # CHECK-NEXT: Attribute {
# CHECK-NEXT: Tag: 5 # CHECK-NEXT: Tag: 5
# CHECK-NEXT: TagName: arch # CHECK-NEXT: TagName: arch
# CHECK-NEXT: Value: rv64i2p1_m2p0_a2p1_f2p2_d2p2_c2p0_zicsr2p0_zmmul1p0_zaamo1p0_zalrsc1p0{{$}} # CHECK-NEXT: Value: rv64i2p1_m2p0_a2p1_f2p2_d2p2_c2p0_zicsr2p0_zmmul1p0_zaamo1p0_zalrsc1p0_zca1p0_zcd1p0{{$}}
# CHECK-NEXT: } # CHECK-NEXT: }
# CHECK-NEXT: } # CHECK-NEXT: }
# CHECK-NEXT: } # CHECK-NEXT: }
@ -137,10 +137,10 @@
# CHECK2: BuildAttributes { # CHECK2: BuildAttributes {
# CHECK2-NEXT: FormatVersion: 0x41 # CHECK2-NEXT: FormatVersion: 0x41
# CHECK2-NEXT: Section 1 { # CHECK2-NEXT: Section 1 {
# CHECK2-NEXT: SectionLength: 132 # CHECK2-NEXT: SectionLength: 146
# CHECK2-NEXT: Vendor: riscv # CHECK2-NEXT: Vendor: riscv
# CHECK2-NEXT: Tag: Tag_File (0x1) # CHECK2-NEXT: Tag: Tag_File (0x1)
# CHECK2-NEXT: Size: 122 # CHECK2-NEXT: Size: 136
# CHECK2-NEXT: FileAttributes { # CHECK2-NEXT: FileAttributes {
# CHECK2-NEXT: Attribute { # CHECK2-NEXT: Attribute {
# CHECK2-NEXT: Tag: 4 # CHECK2-NEXT: Tag: 4
@ -167,7 +167,7 @@
# CHECK2-NEXT: Attribute { # CHECK2-NEXT: Attribute {
# CHECK2-NEXT: Tag: 5 # CHECK2-NEXT: Tag: 5
# CHECK2-NEXT: TagName: arch # CHECK2-NEXT: TagName: arch
# CHECK2-NEXT: Value: rv64i2p1_m2p0_a2p1_f2p2_d2p2_c2p0_zicsr2p0_zmmul1p0_zaamo1p0_zalrsc1p0_zkt1p0_zve32f1p0_zve32x1p0_zvl32b1p0{{$}} # CHECK2-NEXT: Value: rv64i2p1_m2p0_a2p1_f2p2_d2p2_c2p0_zicsr2p0_zmmul1p0_zaamo1p0_zalrsc1p0_zca1p0_zcd1p0_zkt1p0_zve32f1p0_zve32x1p0_zvl32b1p0{{$}}
# CHECK2-NEXT: } # CHECK2-NEXT: }
# CHECK2-NEXT: } # CHECK2-NEXT: }
# CHECK2-NEXT: } # CHECK2-NEXT: }