Saiyedul Islam
|
777b6de7a4
|
[AMDGPU][NFC] Test autogenerated llc tests for COV5 (#74339)
Regenerate a few llc tests to test for COV5 instead of the default ABI
version.
|
2023-12-12 14:35:13 +05:30 |
|
Saiyedul Islam
|
466a8149b3
|
Revert "[AMDGPU] Make default AMDHSA Code Object Version to be 5 (#65410)" (#66060)
This reverts commit 0a8d17e79b02a92814a2a788d79df1f54d70ec3e.
|
2023-09-12 15:13:59 +05:30 |
|
Saiyedul Islam
|
0a8d17e79b
|
[AMDGPU] Make default AMDHSA Code Object Version to be 5 (#65410)
Also update LIT tests and docs.
For more details, see
https://llvm.org/docs/AMDGPUUsage.html#code-object-v5-metadata
Reviewed By: arsenm, jhuber6
Github PR: #65410
Differential Revision: https://reviews.llvm.org/D129818
|
2023-09-12 13:53:31 +05:30 |
|
Matt Arsenault
|
def228553c
|
AMDGPU: Use pown instead of pow if known integral
https://reviews.llvm.org/D158998
|
2023-09-01 08:22:16 -04:00 |
|
Matt Arsenault
|
deefda7074
|
AMDGPU: Use exp2 and log2 intrinsics directly for f16/f32
These codegen correctly but f64 doesn't. This prevents losing fast
math flags on the way to the underlying intrinsic.
https://reviews.llvm.org/D158997
|
2023-09-01 08:22:16 -04:00 |
|
Matt Arsenault
|
dac8f974b5
|
AMDGPU: Handle sitofp and uitofp exponents in fast pow expansion
https://reviews.llvm.org/D158996
|
2023-09-01 08:22:16 -04:00 |
|
Matt Arsenault
|
aa539b128f
|
AMDGPU: Add baseline tests for libcall recognition of pow/powr/pown
|
2023-08-30 10:10:03 -04:00 |
|