shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
525,695 Commits 1,713 Branches 298 Tags
Commit Graph

4 Commits

Author SHA1 Message Date
Fangrui Song
ae26f50aea [test] Change llc -march=mips* to -mtriple=mips* 
Similar to 806761a7629df268c8aed49657aeccffa6bca449
 2024-12-10 22:14:06 -08:00
Jonathan Roelofs
7c5d2bec76 [llvm] Fix missing FileCheck directive colons 
https://reviews.llvm.org/D77352
 2020-04-06 09:59:08 -06:00
Simon Dardis
b994128d14 [mips] Correct the instruction predicates for microMIPSr3 
Rather than using the AdditionalPredicates mechanism to guard
the microMIPS instructions, use the existing predicates to properly
guard those instructions.

This also resolves a case where an instruction pattern was incorrectly
available for microMIPS32R6, which caused a register allocation failure
as the registers specified in the pattern were not available.

Reviewers: nitesh.jain, atanasyan

Differential Revision: https://reviews.llvm.org/D38451

llvm-svn: 315362
 2017-10-10 20:52:53 +00:00
Petar Jovanovic
f11daad18d [mips] Generate NMADD and NMSUB instructions when fneg node is present 
This patch enables generation of NMADD and NMSUB instructions when fneg node
is present. These instructions are currently only generated if fsub node is
present.

Patch by Stanislav Ocovaj.

Differential Revision: https://reviews.llvm.org/D34507

llvm-svn: 311862
 2017-08-27 21:07:24 +00:00