shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
322,720 Commits 1,713 Branches 298 Tags
Commit Graph

3 Commits

Author SHA1 Message Date
Matt Arsenault
e3a676e9ad CodeGen: Introduce a class for registers 
Avoids using a plain unsigned for registers throughoug codegen.
Doesn't attempt to change every register use, just something a little
more than the set needed to build after changing the return type of
MachineOperand::getReg().

llvm-svn: 364191
 2019-06-24 15:50:29 +00:00
Pete Couperus
1ca049959f Uncomment LLVM_FALLTHROUGH. 
llvm-svn: 360798
 2019-05-15 19:46:17 +00:00
Pete Couperus
b062239d63 [ARC] Add ARCOptAddrMode pass to generate postincrement loads/stores. 
Build on newly introduced ARC postincrement loads/stores from r356200.

Patch By Denis Antrushin! <denis@synopsys.com>

Differential Revision: https://reviews.llvm.org/D59409

llvm-svn: 356606
 2019-03-20 20:06:21 +00:00