Konstantin Zhuravlyov
|
2b766ed774
|
AMDGPU: Make sram-ecc off by default for Vega20
Differential Revision: https://reviews.llvm.org/D59718
llvm-svn: 357247
|
2019-03-29 12:04:18 +00:00 |
|
Matt Arsenault
|
74c9c305e0
|
AMDGPU: Add more tests for d16 loads
Also fix a few cases that weren't testing what they were supposed to.
llvm-svn: 355724
|
2019-03-08 20:30:51 +00:00 |
|
Stanislav Mekhanoshin
|
54ebfe8aee
|
Implement computeKnownBits for scalar_to_vector
Differential Revision: https://reviews.llvm.org/D54728
llvm-svn: 347274
|
2018-11-19 23:34:07 +00:00 |
|
Yaxun Liu
|
0124b5484c
|
[AMDGPU] Change constant addr space to 4
Differential Revision: https://reviews.llvm.org/D43170
llvm-svn: 325030
|
2018-02-13 18:00:25 +00:00 |
|
Yaxun Liu
|
2a22c5deff
|
[AMDGPU] Switch to the new addr space mapping by default
This requires corresponding clang change.
Differential Revision: https://reviews.llvm.org/D40955
llvm-svn: 324101
|
2018-02-02 16:07:16 +00:00 |
|
Matt Arsenault
|
45b98189bd
|
AMDGPU: Don't use MUBUF vaddr if address may overflow
Effectively revert r263964. Before we would not
allow this if vaddr was not known to be positive.
llvm-svn: 318240
|
2017-11-15 00:45:43 +00:00 |
|
Matt Arsenault
|
4b7938c658
|
AMDGPU: Fix not converting d16 load/stores to offset
Fixes missed optimization with new MUBUF instructions.
llvm-svn: 318106
|
2017-11-13 23:24:26 +00:00 |
|
Matt Arsenault
|
e1cd482fda
|
AMDGPU: Select d16 loads into low component of register
llvm-svn: 318005
|
2017-11-13 00:22:09 +00:00 |
|