shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
165,389 Commits 1,713 Branches 298 Tags
Commit Graph

1 Commits

Author SHA1 Message Date
Tom Stellard
c0845334da R600/SI: Fixing handling of condition codes 
We were ignoring the ordered/onordered bits and also the signed/unsigned
bits of condition codes when lowering the DAG to MachineInstrs.

NOTE: This is a candidate for the 3.4 branch.
llvm-svn: 195514
 2013-11-22 23:07:58 +00:00