llvm-project

shylie/llvm-project

Fork 0

Commit Graph

Author	SHA1	Message	Date
Qiu Chaofan	0ad57bf236	[PowerPC] Enable track-subreg-liveness by default This option helps some MMA related cases to reduce unnecessary copies. Reviewed By: shchenz Differential Revision: https://reviews.llvm.org/D108902	2022-12-28 14:09:29 +08:00
Stefan Pintilie	30d639180f	[PowerPC] Fix the register allocation hints for ACC registers. The allocation hints for copies of ACC registers assumed that we would only be copying between VSRp and UACC registers. In reality it is also possible to copy between UACC and ACC registers. This patch adds a new case for the ACC copy to fix that issue. Note that the test case added with this patch will hit an assert without the fix. Reviewed By: lei, amyk Differential Revision: https://reviews.llvm.org/D134501	2022-10-04 20:30:16 -05:00

Author

SHA1

Message

Date

Qiu Chaofan

0ad57bf236

[PowerPC] Enable track-subreg-liveness by default

This option helps some MMA related cases to reduce unnecessary copies.

Reviewed By: shchenz

Differential Revision: https://reviews.llvm.org/D108902

2022-12-28 14:09:29 +08:00

Stefan Pintilie

30d639180f

[PowerPC] Fix the register allocation hints for ACC registers.

The allocation hints for copies of ACC registers assumed that we would only be
copying between VSRp and UACC registers. In reality it is also possible to copy
between UACC and ACC registers.

This patch adds a new case for the ACC copy to fix that issue.
Note that the test case added with this patch will hit an assert without the
fix.

Reviewed By: lei, amyk

Differential Revision: https://reviews.llvm.org/D134501

2022-10-04 20:30:16 -05:00

2 Commits