
This is an alternative of D157485 and a pre-feature to support AVX10. AVX10 Architecture Specification: https://cdrdv2.intel.com/v1/dl/getContent/784267 AVX10 Technical Paper: https://cdrdv2.intel.com/v1/dl/getContent/784343 RFC: https://discourse.llvm.org/t/rfc-design-for-avx10-feature-support/72661 Based on the feedbacks from LLVM and GCC community, we have agreed to start from supporting `-m[no-]evex512` on existing AVX512 features. The option `-mno-evex512` can be used with `-mavx512xxx` to build binaries that can run on both legacy AVX512 targets and AVX10-256. There're still arguments about what's the expected behavior when this option as well as `-mavx512xxx` used together with `-mavx10.1-256`. We decided to defer the support of `-mavx10.1` after we made consensus. Or furthermore, we start from supporting AVX10.2 and not providing any AVX10.1 options. Reviewed By: RKSimon, skan Differential Revision: https://reviews.llvm.org/D159250
71 lines
2.6 KiB
C
71 lines
2.6 KiB
C
/*===------------- avx512ifmaintrin.h - IFMA intrinsics ------------------===
|
|
*
|
|
*
|
|
* Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
* See https://llvm.org/LICENSE.txt for license information.
|
|
* SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
*
|
|
*===-----------------------------------------------------------------------===
|
|
*/
|
|
#ifndef __IMMINTRIN_H
|
|
#error "Never use <avx512ifmaintrin.h> directly; include <immintrin.h> instead."
|
|
#endif
|
|
|
|
#ifndef __IFMAINTRIN_H
|
|
#define __IFMAINTRIN_H
|
|
|
|
/* Define the default attributes for the functions in this file. */
|
|
#define __DEFAULT_FN_ATTRS \
|
|
__attribute__((__always_inline__, __nodebug__, \
|
|
__target__("avx512ifma,evex512"), __min_vector_width__(512)))
|
|
|
|
static __inline__ __m512i __DEFAULT_FN_ATTRS
|
|
_mm512_madd52hi_epu64 (__m512i __X, __m512i __Y, __m512i __Z)
|
|
{
|
|
return (__m512i)__builtin_ia32_vpmadd52huq512((__v8di) __X, (__v8di) __Y,
|
|
(__v8di) __Z);
|
|
}
|
|
|
|
static __inline__ __m512i __DEFAULT_FN_ATTRS
|
|
_mm512_mask_madd52hi_epu64 (__m512i __W, __mmask8 __M, __m512i __X, __m512i __Y)
|
|
{
|
|
return (__m512i)__builtin_ia32_selectq_512(__M,
|
|
(__v8di)_mm512_madd52hi_epu64(__W, __X, __Y),
|
|
(__v8di)__W);
|
|
}
|
|
|
|
static __inline__ __m512i __DEFAULT_FN_ATTRS
|
|
_mm512_maskz_madd52hi_epu64 (__mmask8 __M, __m512i __X, __m512i __Y, __m512i __Z)
|
|
{
|
|
return (__m512i)__builtin_ia32_selectq_512(__M,
|
|
(__v8di)_mm512_madd52hi_epu64(__X, __Y, __Z),
|
|
(__v8di)_mm512_setzero_si512());
|
|
}
|
|
|
|
static __inline__ __m512i __DEFAULT_FN_ATTRS
|
|
_mm512_madd52lo_epu64 (__m512i __X, __m512i __Y, __m512i __Z)
|
|
{
|
|
return (__m512i)__builtin_ia32_vpmadd52luq512((__v8di) __X, (__v8di) __Y,
|
|
(__v8di) __Z);
|
|
}
|
|
|
|
static __inline__ __m512i __DEFAULT_FN_ATTRS
|
|
_mm512_mask_madd52lo_epu64 (__m512i __W, __mmask8 __M, __m512i __X, __m512i __Y)
|
|
{
|
|
return (__m512i)__builtin_ia32_selectq_512(__M,
|
|
(__v8di)_mm512_madd52lo_epu64(__W, __X, __Y),
|
|
(__v8di)__W);
|
|
}
|
|
|
|
static __inline__ __m512i __DEFAULT_FN_ATTRS
|
|
_mm512_maskz_madd52lo_epu64 (__mmask8 __M, __m512i __X, __m512i __Y, __m512i __Z)
|
|
{
|
|
return (__m512i)__builtin_ia32_selectq_512(__M,
|
|
(__v8di)_mm512_madd52lo_epu64(__X, __Y, __Z),
|
|
(__v8di)_mm512_setzero_si512());
|
|
}
|
|
|
|
#undef __DEFAULT_FN_ATTRS
|
|
|
|
#endif
|