150145486e
Existing pattern for lowering gpu.printf op to LLVM call uses fixed function name and calling convention. Those two should be exposed as pass option to allow supporting Intel Compute Runtime for GPU. Also adds gpu.printf op pattern to GPU to LLVMSPV pass. It may appear out of place, but integration test is added to XeVM integration test as that is the current best folder for testing with Intel Compute Runtime. Test should be moved in the future if a better test folder is added.
17 lines
844 B
MLIR
17 lines
844 B
MLIR
// RUN: mlir-opt %s -convert-gpu-to-llvm-spv | FileCheck %s
|
|
|
|
gpu.module @test_module {
|
|
// CHECK: llvm.mlir.global internal constant @[[$PRINT_GLOBAL:[A-Za-z0-9_]+]]("Hello: %d\0A\00") {addr_space = 2 : i32}
|
|
// CHECK: llvm.func spir_funccc @_Z6printfPU3AS2Kcz(!llvm.ptr<2>, ...) -> i32
|
|
// CHECK-LABEL: llvm.func spir_funccc @test_printf
|
|
// CHECK: (%[[ARG0:.*]]: i32)
|
|
gpu.func @test_printf(%arg0: i32) {
|
|
// CHECK: %[[IMM0:.*]] = llvm.mlir.addressof @[[$PRINT_GLOBAL]] : !llvm.ptr<2>
|
|
// CHECK-NEXT: %[[IMM2:.*]] = llvm.getelementptr %[[IMM0]][0, 0] : (!llvm.ptr<2>) -> !llvm.ptr<2>, !llvm.array<11 x i8>
|
|
// CHECK-NEXT: %{{.*}} = llvm.call spir_funccc @_Z6printfPU3AS2Kcz(%[[IMM2]], %[[ARG0]]) vararg(!llvm.func<i32 (ptr<2>, ...)>) : (!llvm.ptr<2>, i32) -> i32
|
|
gpu.printf "Hello: %d\n", %arg0 : i32
|
|
gpu.return
|
|
}
|
|
}
|
|
|