eddeb36cf1
- Add the boilerplate to support instcombine in SPIRV - instcombine length(X-Y) to distance(X,Y) - switch HLSL's distance intrinsic to not special case for SPIRV. - fixes #122766 - This RFC we were requested to add in the infra for pattern matching: https://discourse.llvm.org/t/rfc-add-targetbuiltins-for-spirv-to-support-hlsl/83329/13
33 lines
927 B
TableGen
33 lines
927 B
TableGen
//===-- SPIRV.td - Describe the SPIR-V Target Machine ------*- tablegen -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "llvm/Target/Target.td"
|
|
|
|
include "SPIRVRegisterInfo.td"
|
|
include "SPIRVRegisterBanks.td"
|
|
include "SPIRVInstrInfo.td"
|
|
include "SPIRVCombine.td"
|
|
include "SPIRVBuiltins.td"
|
|
|
|
def SPIRVInstrInfo : InstrInfo;
|
|
|
|
class Proc<string Name, list<SubtargetFeature> Features>
|
|
: Processor<Name, NoItineraries, Features>;
|
|
|
|
def : Proc<"generic", []>;
|
|
|
|
def SPIRVInstPrinter : AsmWriter {
|
|
string AsmWriterClassName = "InstPrinter";
|
|
bit isMCAsmWriter = 1;
|
|
}
|
|
|
|
def SPIRV : Target {
|
|
let InstructionSet = SPIRVInstrInfo;
|
|
let AssemblyWriters = [SPIRVInstPrinter];
|
|
}
|