56ebe64ce6
This helps to remove some inefficient buildvector lowering by converting extract_vector_elt(buildvector) to the original source.
396 lines
15 KiB
LLVM
396 lines
15 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mattr=+sve -force-streaming-compatible < %s | FileCheck %s
|
|
; RUN: llc -mattr=+sme -force-streaming < %s | FileCheck %s
|
|
; RUN: llc -force-streaming-compatible < %s | FileCheck %s --check-prefix=NONEON-NOSVE
|
|
|
|
target triple = "aarch64-unknown-linux-gnu"
|
|
|
|
define <8 x i16> @load_zext_v8i8i16(ptr %ap) {
|
|
; CHECK-LABEL: load_zext_v8i8i16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl8
|
|
; CHECK-NEXT: ld1b { z0.h }, p0/z, [x0]
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
;
|
|
; NONEON-NOSVE-LABEL: load_zext_v8i8i16:
|
|
; NONEON-NOSVE: // %bb.0:
|
|
; NONEON-NOSVE-NEXT: sub sp, sp, #32
|
|
; NONEON-NOSVE-NEXT: .cfi_def_cfa_offset 32
|
|
; NONEON-NOSVE-NEXT: ldr d0, [x0]
|
|
; NONEON-NOSVE-NEXT: str d0, [sp, #8]
|
|
; NONEON-NOSVE-NEXT: ldrb w8, [sp, #15]
|
|
; NONEON-NOSVE-NEXT: strh w8, [sp, #30]
|
|
; NONEON-NOSVE-NEXT: ldrb w8, [sp, #14]
|
|
; NONEON-NOSVE-NEXT: strh w8, [sp, #28]
|
|
; NONEON-NOSVE-NEXT: ldrb w8, [sp, #13]
|
|
; NONEON-NOSVE-NEXT: strh w8, [sp, #26]
|
|
; NONEON-NOSVE-NEXT: ldrb w8, [sp, #12]
|
|
; NONEON-NOSVE-NEXT: strh w8, [sp, #24]
|
|
; NONEON-NOSVE-NEXT: ldrb w8, [sp, #11]
|
|
; NONEON-NOSVE-NEXT: strh w8, [sp, #22]
|
|
; NONEON-NOSVE-NEXT: ldrb w8, [sp, #10]
|
|
; NONEON-NOSVE-NEXT: strh w8, [sp, #20]
|
|
; NONEON-NOSVE-NEXT: ldrb w8, [sp, #9]
|
|
; NONEON-NOSVE-NEXT: strh w8, [sp, #18]
|
|
; NONEON-NOSVE-NEXT: ldrb w8, [sp, #8]
|
|
; NONEON-NOSVE-NEXT: strh w8, [sp, #16]
|
|
; NONEON-NOSVE-NEXT: ldr q0, [sp, #16]
|
|
; NONEON-NOSVE-NEXT: add sp, sp, #32
|
|
; NONEON-NOSVE-NEXT: ret
|
|
%a = load <8 x i8>, ptr %ap
|
|
%val = zext <8 x i8> %a to <8 x i16>
|
|
ret <8 x i16> %val
|
|
}
|
|
|
|
define <4 x i32> @load_zext_v4i16i32(ptr %ap) {
|
|
; CHECK-LABEL: load_zext_v4i16i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl4
|
|
; CHECK-NEXT: ld1h { z0.s }, p0/z, [x0]
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
;
|
|
; NONEON-NOSVE-LABEL: load_zext_v4i16i32:
|
|
; NONEON-NOSVE: // %bb.0:
|
|
; NONEON-NOSVE-NEXT: sub sp, sp, #32
|
|
; NONEON-NOSVE-NEXT: .cfi_def_cfa_offset 32
|
|
; NONEON-NOSVE-NEXT: ldr d0, [x0]
|
|
; NONEON-NOSVE-NEXT: str d0, [sp, #8]
|
|
; NONEON-NOSVE-NEXT: ldrh w9, [sp, #14]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #12]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #24]
|
|
; NONEON-NOSVE-NEXT: ldrh w9, [sp, #10]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #8]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #16]
|
|
; NONEON-NOSVE-NEXT: ldr q0, [sp, #16]
|
|
; NONEON-NOSVE-NEXT: add sp, sp, #32
|
|
; NONEON-NOSVE-NEXT: ret
|
|
%a = load <4 x i16>, ptr %ap
|
|
%val = zext <4 x i16> %a to <4 x i32>
|
|
ret <4 x i32> %val
|
|
}
|
|
|
|
define <2 x i64> @load_zext_v2i32i64(ptr %ap) {
|
|
; CHECK-LABEL: load_zext_v2i32i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl2
|
|
; CHECK-NEXT: ld1w { z0.d }, p0/z, [x0]
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: ret
|
|
;
|
|
; NONEON-NOSVE-LABEL: load_zext_v2i32i64:
|
|
; NONEON-NOSVE: // %bb.0:
|
|
; NONEON-NOSVE-NEXT: sub sp, sp, #32
|
|
; NONEON-NOSVE-NEXT: .cfi_def_cfa_offset 32
|
|
; NONEON-NOSVE-NEXT: ldr d0, [x0]
|
|
; NONEON-NOSVE-NEXT: str d0, [sp, #8]
|
|
; NONEON-NOSVE-NEXT: ldp w8, w9, [sp, #8]
|
|
; NONEON-NOSVE-NEXT: stp w9, wzr, [sp, #24]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #16]
|
|
; NONEON-NOSVE-NEXT: ldr q0, [sp, #16]
|
|
; NONEON-NOSVE-NEXT: add sp, sp, #32
|
|
; NONEON-NOSVE-NEXT: ret
|
|
%a = load <2 x i32>, ptr %ap
|
|
%val = zext <2 x i32> %a to <2 x i64>
|
|
ret <2 x i64> %val
|
|
}
|
|
|
|
define <2 x i256> @load_zext_v2i64i256(ptr %ap) {
|
|
; CHECK-LABEL: load_zext_v2i64i256:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ldr q0, [x0]
|
|
; CHECK-NEXT: mov x1, xzr
|
|
; CHECK-NEXT: mov x2, xzr
|
|
; CHECK-NEXT: mov x3, xzr
|
|
; CHECK-NEXT: mov x5, xzr
|
|
; CHECK-NEXT: mov x6, xzr
|
|
; CHECK-NEXT: mov z1.d, z0.d[1]
|
|
; CHECK-NEXT: fmov x0, d0
|
|
; CHECK-NEXT: mov x7, xzr
|
|
; CHECK-NEXT: fmov x4, d1
|
|
; CHECK-NEXT: ret
|
|
;
|
|
; NONEON-NOSVE-LABEL: load_zext_v2i64i256:
|
|
; NONEON-NOSVE: // %bb.0:
|
|
; NONEON-NOSVE-NEXT: ldr q0, [x0]
|
|
; NONEON-NOSVE-NEXT: str q0, [sp, #-16]!
|
|
; NONEON-NOSVE-NEXT: .cfi_def_cfa_offset 16
|
|
; NONEON-NOSVE-NEXT: ldp x0, x4, [sp], #16
|
|
; NONEON-NOSVE-NEXT: mov x1, xzr
|
|
; NONEON-NOSVE-NEXT: mov x2, xzr
|
|
; NONEON-NOSVE-NEXT: mov x3, xzr
|
|
; NONEON-NOSVE-NEXT: mov x5, xzr
|
|
; NONEON-NOSVE-NEXT: mov x6, xzr
|
|
; NONEON-NOSVE-NEXT: mov x7, xzr
|
|
; NONEON-NOSVE-NEXT: ret
|
|
%a = load <2 x i64>, ptr %ap
|
|
%val = zext <2 x i64> %a to <2 x i256>
|
|
ret <2 x i256> %val
|
|
}
|
|
|
|
define <16 x i32> @load_sext_v16i8i32(ptr %ap) {
|
|
; CHECK-LABEL: load_sext_v16i8i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl4
|
|
; CHECK-NEXT: mov w8, #4 // =0x4
|
|
; CHECK-NEXT: mov w9, #8 // =0x8
|
|
; CHECK-NEXT: mov w10, #12 // =0xc
|
|
; CHECK-NEXT: ld1sb { z0.s }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1sb { z1.s }, p0/z, [x0, x8]
|
|
; CHECK-NEXT: ld1sb { z2.s }, p0/z, [x0, x9]
|
|
; CHECK-NEXT: ld1sb { z3.s }, p0/z, [x0, x10]
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 killed $z1
|
|
; CHECK-NEXT: // kill: def $q2 killed $q2 killed $z2
|
|
; CHECK-NEXT: // kill: def $q3 killed $q3 killed $z3
|
|
; CHECK-NEXT: ret
|
|
;
|
|
; NONEON-NOSVE-LABEL: load_sext_v16i8i32:
|
|
; NONEON-NOSVE: // %bb.0:
|
|
; NONEON-NOSVE-NEXT: ldr q0, [x0]
|
|
; NONEON-NOSVE-NEXT: str q0, [sp, #-96]!
|
|
; NONEON-NOSVE-NEXT: .cfi_def_cfa_offset 96
|
|
; NONEON-NOSVE-NEXT: ldp d1, d0, [sp]
|
|
; NONEON-NOSVE-NEXT: stp d0, d1, [sp, #16]
|
|
; NONEON-NOSVE-NEXT: ldrsb w9, [sp, #27]
|
|
; NONEON-NOSVE-NEXT: ldrsb w8, [sp, #26]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #88]
|
|
; NONEON-NOSVE-NEXT: ldrsb w9, [sp, #25]
|
|
; NONEON-NOSVE-NEXT: ldrsb w8, [sp, #24]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #80]
|
|
; NONEON-NOSVE-NEXT: ldrsb w9, [sp, #31]
|
|
; NONEON-NOSVE-NEXT: ldrsb w8, [sp, #30]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #72]
|
|
; NONEON-NOSVE-NEXT: ldrsb w9, [sp, #29]
|
|
; NONEON-NOSVE-NEXT: ldrsb w8, [sp, #28]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #64]
|
|
; NONEON-NOSVE-NEXT: ldrsb w9, [sp, #19]
|
|
; NONEON-NOSVE-NEXT: ldrsb w8, [sp, #18]
|
|
; NONEON-NOSVE-NEXT: ldp q1, q0, [sp, #64]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #56]
|
|
; NONEON-NOSVE-NEXT: ldrsb w9, [sp, #17]
|
|
; NONEON-NOSVE-NEXT: ldrsb w8, [sp, #16]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #48]
|
|
; NONEON-NOSVE-NEXT: ldrsb w9, [sp, #23]
|
|
; NONEON-NOSVE-NEXT: ldrsb w8, [sp, #22]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #40]
|
|
; NONEON-NOSVE-NEXT: ldrsb w9, [sp, #21]
|
|
; NONEON-NOSVE-NEXT: ldrsb w8, [sp, #20]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #32]
|
|
; NONEON-NOSVE-NEXT: ldp q3, q2, [sp, #32]
|
|
; NONEON-NOSVE-NEXT: add sp, sp, #96
|
|
; NONEON-NOSVE-NEXT: ret
|
|
%a = load <16 x i8>, ptr %ap
|
|
%val = sext <16 x i8> %a to <16 x i32>
|
|
ret <16 x i32> %val
|
|
}
|
|
|
|
define <8 x i32> @load_sext_v8i16i32(ptr %ap) {
|
|
; CHECK-LABEL: load_sext_v8i16i32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl4
|
|
; CHECK-NEXT: mov x8, #4 // =0x4
|
|
; CHECK-NEXT: ld1sh { z1.s }, p0/z, [x0, x8, lsl #1]
|
|
; CHECK-NEXT: ld1sh { z0.s }, p0/z, [x0]
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 killed $z1
|
|
; CHECK-NEXT: ret
|
|
;
|
|
; NONEON-NOSVE-LABEL: load_sext_v8i16i32:
|
|
; NONEON-NOSVE: // %bb.0:
|
|
; NONEON-NOSVE-NEXT: ldr q0, [x0]
|
|
; NONEON-NOSVE-NEXT: str q0, [sp, #-64]!
|
|
; NONEON-NOSVE-NEXT: .cfi_def_cfa_offset 64
|
|
; NONEON-NOSVE-NEXT: ldp d1, d0, [sp]
|
|
; NONEON-NOSVE-NEXT: stp d0, d1, [sp, #16]
|
|
; NONEON-NOSVE-NEXT: ldrsh w9, [sp, #30]
|
|
; NONEON-NOSVE-NEXT: ldrsh w8, [sp, #28]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #56]
|
|
; NONEON-NOSVE-NEXT: ldrsh w9, [sp, #26]
|
|
; NONEON-NOSVE-NEXT: ldrsh w8, [sp, #24]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #48]
|
|
; NONEON-NOSVE-NEXT: ldrsh w9, [sp, #22]
|
|
; NONEON-NOSVE-NEXT: ldrsh w8, [sp, #20]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #40]
|
|
; NONEON-NOSVE-NEXT: ldrsh w9, [sp, #18]
|
|
; NONEON-NOSVE-NEXT: ldrsh w8, [sp, #16]
|
|
; NONEON-NOSVE-NEXT: stp w8, w9, [sp, #32]
|
|
; NONEON-NOSVE-NEXT: ldp q1, q0, [sp, #32]
|
|
; NONEON-NOSVE-NEXT: add sp, sp, #64
|
|
; NONEON-NOSVE-NEXT: ret
|
|
%a = load <8 x i16>, ptr %ap
|
|
%val = sext <8 x i16> %a to <8 x i32>
|
|
ret <8 x i32> %val
|
|
}
|
|
|
|
define <4 x i256> @load_sext_v4i32i256(ptr %ap) {
|
|
; CHECK-LABEL: load_sext_v4i32i256:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ldr q0, [x0]
|
|
; CHECK-NEXT: sunpklo z1.d, z0.s
|
|
; CHECK-NEXT: ext z0.b, z0.b, z0.b, #8
|
|
; CHECK-NEXT: sunpklo z0.d, z0.s
|
|
; CHECK-NEXT: fmov x9, d1
|
|
; CHECK-NEXT: mov z1.d, z1.d[1]
|
|
; CHECK-NEXT: fmov x11, d0
|
|
; CHECK-NEXT: mov z0.d, z0.d[1]
|
|
; CHECK-NEXT: asr x10, x9, #63
|
|
; CHECK-NEXT: stp x9, x10, [x8]
|
|
; CHECK-NEXT: fmov x9, d1
|
|
; CHECK-NEXT: asr x12, x11, #63
|
|
; CHECK-NEXT: stp x10, x10, [x8, #16]
|
|
; CHECK-NEXT: stp x11, x12, [x8, #64]
|
|
; CHECK-NEXT: fmov x11, d0
|
|
; CHECK-NEXT: asr x10, x9, #63
|
|
; CHECK-NEXT: stp x12, x12, [x8, #80]
|
|
; CHECK-NEXT: stp x10, x10, [x8, #48]
|
|
; CHECK-NEXT: asr x12, x11, #63
|
|
; CHECK-NEXT: stp x9, x10, [x8, #32]
|
|
; CHECK-NEXT: stp x12, x12, [x8, #112]
|
|
; CHECK-NEXT: stp x11, x12, [x8, #96]
|
|
; CHECK-NEXT: ret
|
|
;
|
|
; NONEON-NOSVE-LABEL: load_sext_v4i32i256:
|
|
; NONEON-NOSVE: // %bb.0:
|
|
; NONEON-NOSVE-NEXT: ldr q0, [x0]
|
|
; NONEON-NOSVE-NEXT: str q0, [sp, #-32]!
|
|
; NONEON-NOSVE-NEXT: .cfi_def_cfa_offset 32
|
|
; NONEON-NOSVE-NEXT: ldp d1, d0, [sp]
|
|
; NONEON-NOSVE-NEXT: stp d0, d1, [sp, #16]
|
|
; NONEON-NOSVE-NEXT: ldpsw x11, x9, [sp, #16]
|
|
; NONEON-NOSVE-NEXT: ldpsw x12, x13, [sp, #24]
|
|
; NONEON-NOSVE-NEXT: asr x10, x9, #63
|
|
; NONEON-NOSVE-NEXT: asr x14, x11, #63
|
|
; NONEON-NOSVE-NEXT: stp x10, x10, [x8, #112]
|
|
; NONEON-NOSVE-NEXT: stp x9, x10, [x8, #96]
|
|
; NONEON-NOSVE-NEXT: asr x9, x13, #63
|
|
; NONEON-NOSVE-NEXT: asr x10, x12, #63
|
|
; NONEON-NOSVE-NEXT: stp x14, x14, [x8, #80]
|
|
; NONEON-NOSVE-NEXT: stp x11, x14, [x8, #64]
|
|
; NONEON-NOSVE-NEXT: stp x9, x9, [x8, #48]
|
|
; NONEON-NOSVE-NEXT: stp x13, x9, [x8, #32]
|
|
; NONEON-NOSVE-NEXT: stp x10, x10, [x8, #16]
|
|
; NONEON-NOSVE-NEXT: stp x12, x10, [x8]
|
|
; NONEON-NOSVE-NEXT: add sp, sp, #32
|
|
; NONEON-NOSVE-NEXT: ret
|
|
%a = load <4 x i32>, ptr %ap
|
|
%val = sext <4 x i32> %a to <4 x i256>
|
|
ret <4 x i256> %val
|
|
}
|
|
|
|
define <2 x i256> @load_sext_v2i64i256(ptr %ap) {
|
|
; CHECK-LABEL: load_sext_v2i64i256:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ldr q0, [x0]
|
|
; CHECK-NEXT: mov z1.d, z0.d[1]
|
|
; CHECK-NEXT: fmov x0, d0
|
|
; CHECK-NEXT: fmov x4, d1
|
|
; CHECK-NEXT: asr x1, x0, #63
|
|
; CHECK-NEXT: mov x2, x1
|
|
; CHECK-NEXT: mov x3, x1
|
|
; CHECK-NEXT: asr x5, x4, #63
|
|
; CHECK-NEXT: mov x6, x5
|
|
; CHECK-NEXT: mov x7, x5
|
|
; CHECK-NEXT: ret
|
|
;
|
|
; NONEON-NOSVE-LABEL: load_sext_v2i64i256:
|
|
; NONEON-NOSVE: // %bb.0:
|
|
; NONEON-NOSVE-NEXT: ldr q0, [x0]
|
|
; NONEON-NOSVE-NEXT: str q0, [sp, #-16]!
|
|
; NONEON-NOSVE-NEXT: .cfi_def_cfa_offset 16
|
|
; NONEON-NOSVE-NEXT: ldp x0, x4, [sp], #16
|
|
; NONEON-NOSVE-NEXT: asr x1, x0, #63
|
|
; NONEON-NOSVE-NEXT: asr x5, x4, #63
|
|
; NONEON-NOSVE-NEXT: mov x2, x1
|
|
; NONEON-NOSVE-NEXT: mov x3, x1
|
|
; NONEON-NOSVE-NEXT: mov x6, x5
|
|
; NONEON-NOSVE-NEXT: mov x7, x5
|
|
; NONEON-NOSVE-NEXT: ret
|
|
%a = load <2 x i64>, ptr %ap
|
|
%val = sext <2 x i64> %a to <2 x i256>
|
|
ret <2 x i256> %val
|
|
}
|
|
|
|
define <16 x i64> @load_zext_v16i16i64(ptr %ap) {
|
|
; CHECK-LABEL: load_zext_v16i16i64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl2
|
|
; CHECK-NEXT: mov x8, #2 // =0x2
|
|
; CHECK-NEXT: mov x9, #4 // =0x4
|
|
; CHECK-NEXT: mov x10, #6 // =0x6
|
|
; CHECK-NEXT: ld1h { z1.d }, p0/z, [x0, x8, lsl #1]
|
|
; CHECK-NEXT: mov x8, #8 // =0x8
|
|
; CHECK-NEXT: ld1h { z2.d }, p0/z, [x0, x9, lsl #1]
|
|
; CHECK-NEXT: ld1h { z3.d }, p0/z, [x0, x10, lsl #1]
|
|
; CHECK-NEXT: mov x9, #10 // =0xa
|
|
; CHECK-NEXT: ld1h { z4.d }, p0/z, [x0, x8, lsl #1]
|
|
; CHECK-NEXT: mov x8, #12 // =0xc
|
|
; CHECK-NEXT: mov x10, #14 // =0xe
|
|
; CHECK-NEXT: ld1h { z0.d }, p0/z, [x0]
|
|
; CHECK-NEXT: ld1h { z5.d }, p0/z, [x0, x9, lsl #1]
|
|
; CHECK-NEXT: ld1h { z6.d }, p0/z, [x0, x8, lsl #1]
|
|
; CHECK-NEXT: ld1h { z7.d }, p0/z, [x0, x10, lsl #1]
|
|
; CHECK-NEXT: // kill: def $q0 killed $q0 killed $z0
|
|
; CHECK-NEXT: // kill: def $q1 killed $q1 killed $z1
|
|
; CHECK-NEXT: // kill: def $q2 killed $q2 killed $z2
|
|
; CHECK-NEXT: // kill: def $q3 killed $q3 killed $z3
|
|
; CHECK-NEXT: // kill: def $q4 killed $q4 killed $z4
|
|
; CHECK-NEXT: // kill: def $q5 killed $q5 killed $z5
|
|
; CHECK-NEXT: // kill: def $q6 killed $q6 killed $z6
|
|
; CHECK-NEXT: // kill: def $q7 killed $q7 killed $z7
|
|
; CHECK-NEXT: ret
|
|
;
|
|
; NONEON-NOSVE-LABEL: load_zext_v16i16i64:
|
|
; NONEON-NOSVE: // %bb.0:
|
|
; NONEON-NOSVE-NEXT: sub sp, sp, #192
|
|
; NONEON-NOSVE-NEXT: .cfi_def_cfa_offset 192
|
|
; NONEON-NOSVE-NEXT: ldp q0, q1, [x0]
|
|
; NONEON-NOSVE-NEXT: stp q0, q1, [sp]
|
|
; NONEON-NOSVE-NEXT: ldp d1, d0, [sp]
|
|
; NONEON-NOSVE-NEXT: stp d0, d1, [sp, #32]
|
|
; NONEON-NOSVE-NEXT: ldp d1, d0, [sp, #16]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #42]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #120]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #40]
|
|
; NONEON-NOSVE-NEXT: stp d0, d1, [sp, #48]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #112]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #46]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #104]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #44]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #96]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #34]
|
|
; NONEON-NOSVE-NEXT: ldp q1, q0, [sp, #96]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #88]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #32]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #80]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #38]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #72]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #36]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #64]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #58]
|
|
; NONEON-NOSVE-NEXT: ldp q3, q2, [sp, #64]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #184]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #56]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #176]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #62]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #168]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #60]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #160]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #50]
|
|
; NONEON-NOSVE-NEXT: ldp q5, q4, [sp, #160]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #152]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #48]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #144]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #54]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #136]
|
|
; NONEON-NOSVE-NEXT: ldrh w8, [sp, #52]
|
|
; NONEON-NOSVE-NEXT: stp w8, wzr, [sp, #128]
|
|
; NONEON-NOSVE-NEXT: ldp q7, q6, [sp, #128]
|
|
; NONEON-NOSVE-NEXT: add sp, sp, #192
|
|
; NONEON-NOSVE-NEXT: ret
|
|
%a = load <16 x i16>, ptr %ap
|
|
%val = zext <16 x i16> %a to <16 x i64>
|
|
ret <16 x i64> %val
|
|
}
|