746c682c4a
According to the offical LoongArch reference manual, the 32-bit
LoongArch is divied into two variants: the Reduced version (LA32R) and
Standard version (LA32S). LA32S extends LA32R by adding additional
instructions, and the 64-bit version (LA64) fully includes the LA32S
instruction set.
This patch introduces a new target feature `32s` for the LoongArch
backend, enabling support for instructions specific to the LA32S
variant.
The LA32S exntension includes the following additional instructions:
- ALSL.W
- {AND,OR}N
- B{EQ,NE}Z
- BITREV.{4B,W}
- BSTR{INS,PICK}.W
- BYTEPICK.W
- CL{O,Z}.W
- CPUCFG
- CT{O,Z}.W
- EXT.W,{B,H}
- F{LD,ST}X.{D,S}
- MASK{EQ,NE}Z
- PC{ADDI,ALAU12I}
- REVB.2H
- ROTR{I},W
Additionally, LA32R defines three new instruction aliases:
- RDCNTID.W RJ => RDTIMEL.W ZERO, RJ
- RDCNTVH.W RD => RDTIMEH.W RD, ZERO
- RDCNTVL.W RD => RDTIMEL.W RD, ZERO
232 lines
6.2 KiB
LLVM
232 lines
6.2 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc --mtriple=loongarch32 -mattr=+d < %s | FileCheck %s --check-prefix=LA32
|
|
; RUN: llc --mtriple=loongarch64 -mattr=+d < %s | FileCheck %s --check-prefix=LA64
|
|
|
|
;; Test integers selection after integers comparison
|
|
|
|
define i32 @select_eq(i32 signext %a, i32 signext %b, i32 %x, i32 %y) {
|
|
; LA32-LABEL: select_eq:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: beq $a0, $a1, .LBB0_2
|
|
; LA32-NEXT: # %bb.1:
|
|
; LA32-NEXT: move $a2, $a3
|
|
; LA32-NEXT: .LBB0_2:
|
|
; LA32-NEXT: move $a0, $a2
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: select_eq:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: xor $a0, $a0, $a1
|
|
; LA64-NEXT: sltui $a0, $a0, 1
|
|
; LA64-NEXT: masknez $a1, $a3, $a0
|
|
; LA64-NEXT: maskeqz $a0, $a2, $a0
|
|
; LA64-NEXT: or $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%cond = icmp eq i32 %a, %b
|
|
%res = select i1 %cond, i32 %x, i32 %y
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @select_ne(i32 signext %a, i32 signext %b, i32 %x, i32 %y) {
|
|
; LA32-LABEL: select_ne:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: bne $a0, $a1, .LBB1_2
|
|
; LA32-NEXT: # %bb.1:
|
|
; LA32-NEXT: move $a2, $a3
|
|
; LA32-NEXT: .LBB1_2:
|
|
; LA32-NEXT: move $a0, $a2
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: select_ne:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: xor $a0, $a0, $a1
|
|
; LA64-NEXT: sltu $a0, $zero, $a0
|
|
; LA64-NEXT: masknez $a1, $a3, $a0
|
|
; LA64-NEXT: maskeqz $a0, $a2, $a0
|
|
; LA64-NEXT: or $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%cond = icmp ne i32 %a, %b
|
|
%res = select i1 %cond, i32 %x, i32 %y
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @select_ugt(i32 signext %a, i32 signext %b, i32 %x, i32 %y) {
|
|
; LA32-LABEL: select_ugt:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: bltu $a1, $a0, .LBB2_2
|
|
; LA32-NEXT: # %bb.1:
|
|
; LA32-NEXT: move $a2, $a3
|
|
; LA32-NEXT: .LBB2_2:
|
|
; LA32-NEXT: move $a0, $a2
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: select_ugt:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: sltu $a0, $a1, $a0
|
|
; LA64-NEXT: masknez $a1, $a3, $a0
|
|
; LA64-NEXT: maskeqz $a0, $a2, $a0
|
|
; LA64-NEXT: or $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%cond = icmp ugt i32 %a, %b
|
|
%res = select i1 %cond, i32 %x, i32 %y
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @select_uge(i32 signext %a, i32 signext %b, i32 %x, i32 %y) {
|
|
; LA32-LABEL: select_uge:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: bgeu $a0, $a1, .LBB3_2
|
|
; LA32-NEXT: # %bb.1:
|
|
; LA32-NEXT: move $a2, $a3
|
|
; LA32-NEXT: .LBB3_2:
|
|
; LA32-NEXT: move $a0, $a2
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: select_uge:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: sltu $a0, $a0, $a1
|
|
; LA64-NEXT: xori $a0, $a0, 1
|
|
; LA64-NEXT: masknez $a1, $a3, $a0
|
|
; LA64-NEXT: maskeqz $a0, $a2, $a0
|
|
; LA64-NEXT: or $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%cond = icmp uge i32 %a, %b
|
|
%res = select i1 %cond, i32 %x, i32 %y
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @select_ult(i32 signext %a, i32 signext %b, i32 %x, i32 %y) {
|
|
; LA32-LABEL: select_ult:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: bltu $a0, $a1, .LBB4_2
|
|
; LA32-NEXT: # %bb.1:
|
|
; LA32-NEXT: move $a2, $a3
|
|
; LA32-NEXT: .LBB4_2:
|
|
; LA32-NEXT: move $a0, $a2
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: select_ult:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: sltu $a0, $a0, $a1
|
|
; LA64-NEXT: masknez $a1, $a3, $a0
|
|
; LA64-NEXT: maskeqz $a0, $a2, $a0
|
|
; LA64-NEXT: or $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%cond = icmp ult i32 %a, %b
|
|
%res = select i1 %cond, i32 %x, i32 %y
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @select_ule(i32 signext %a, i32 signext %b, i32 %x, i32 %y) {
|
|
; LA32-LABEL: select_ule:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: bgeu $a1, $a0, .LBB5_2
|
|
; LA32-NEXT: # %bb.1:
|
|
; LA32-NEXT: move $a2, $a3
|
|
; LA32-NEXT: .LBB5_2:
|
|
; LA32-NEXT: move $a0, $a2
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: select_ule:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: sltu $a0, $a1, $a0
|
|
; LA64-NEXT: xori $a0, $a0, 1
|
|
; LA64-NEXT: masknez $a1, $a3, $a0
|
|
; LA64-NEXT: maskeqz $a0, $a2, $a0
|
|
; LA64-NEXT: or $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%cond = icmp ule i32 %a, %b
|
|
%res = select i1 %cond, i32 %x, i32 %y
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @select_sgt(i32 signext %a, i32 signext %b, i32 %x, i32 %y) {
|
|
; LA32-LABEL: select_sgt:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: blt $a1, $a0, .LBB6_2
|
|
; LA32-NEXT: # %bb.1:
|
|
; LA32-NEXT: move $a2, $a3
|
|
; LA32-NEXT: .LBB6_2:
|
|
; LA32-NEXT: move $a0, $a2
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: select_sgt:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: slt $a0, $a1, $a0
|
|
; LA64-NEXT: masknez $a1, $a3, $a0
|
|
; LA64-NEXT: maskeqz $a0, $a2, $a0
|
|
; LA64-NEXT: or $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%cond = icmp sgt i32 %a, %b
|
|
%res = select i1 %cond, i32 %x, i32 %y
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @select_sge(i32 signext %a, i32 signext %b, i32 %x, i32 %y) {
|
|
; LA32-LABEL: select_sge:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: bge $a0, $a1, .LBB7_2
|
|
; LA32-NEXT: # %bb.1:
|
|
; LA32-NEXT: move $a2, $a3
|
|
; LA32-NEXT: .LBB7_2:
|
|
; LA32-NEXT: move $a0, $a2
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: select_sge:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: slt $a0, $a0, $a1
|
|
; LA64-NEXT: xori $a0, $a0, 1
|
|
; LA64-NEXT: masknez $a1, $a3, $a0
|
|
; LA64-NEXT: maskeqz $a0, $a2, $a0
|
|
; LA64-NEXT: or $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%cond = icmp sge i32 %a, %b
|
|
%res = select i1 %cond, i32 %x, i32 %y
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @select_slt(i32 signext %a, i32 signext %b, i32 %x, i32 %y) {
|
|
; LA32-LABEL: select_slt:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: blt $a0, $a1, .LBB8_2
|
|
; LA32-NEXT: # %bb.1:
|
|
; LA32-NEXT: move $a2, $a3
|
|
; LA32-NEXT: .LBB8_2:
|
|
; LA32-NEXT: move $a0, $a2
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: select_slt:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: slt $a0, $a0, $a1
|
|
; LA64-NEXT: masknez $a1, $a3, $a0
|
|
; LA64-NEXT: maskeqz $a0, $a2, $a0
|
|
; LA64-NEXT: or $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%cond = icmp slt i32 %a, %b
|
|
%res = select i1 %cond, i32 %x, i32 %y
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @select_sle(i32 signext %a, i32 signext %b, i32 %x, i32 %y) {
|
|
; LA32-LABEL: select_sle:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: bge $a1, $a0, .LBB9_2
|
|
; LA32-NEXT: # %bb.1:
|
|
; LA32-NEXT: move $a2, $a3
|
|
; LA32-NEXT: .LBB9_2:
|
|
; LA32-NEXT: move $a0, $a2
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: select_sle:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: slt $a0, $a1, $a0
|
|
; LA64-NEXT: xori $a0, $a0, 1
|
|
; LA64-NEXT: masknez $a1, $a3, $a0
|
|
; LA64-NEXT: maskeqz $a0, $a2, $a0
|
|
; LA64-NEXT: or $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%cond = icmp sle i32 %a, %b
|
|
%res = select i1 %cond, i32 %x, i32 %y
|
|
ret i32 %res
|
|
}
|