746c682c4a
According to the offical LoongArch reference manual, the 32-bit
LoongArch is divied into two variants: the Reduced version (LA32R) and
Standard version (LA32S). LA32S extends LA32R by adding additional
instructions, and the 64-bit version (LA64) fully includes the LA32S
instruction set.
This patch introduces a new target feature `32s` for the LoongArch
backend, enabling support for instructions specific to the LA32S
variant.
The LA32S exntension includes the following additional instructions:
- ALSL.W
- {AND,OR}N
- B{EQ,NE}Z
- BITREV.{4B,W}
- BSTR{INS,PICK}.W
- BYTEPICK.W
- CL{O,Z}.W
- CPUCFG
- CT{O,Z}.W
- EXT.W,{B,H}
- F{LD,ST}X.{D,S}
- MASK{EQ,NE}Z
- PC{ADDI,ALAU12I}
- REVB.2H
- ROTR{I},W
Additionally, LA32R defines three new instruction aliases:
- RDCNTID.W RJ => RDTIMEL.W ZERO, RJ
- RDCNTVH.W RD => RDTIMEH.W RD, ZERO
- RDCNTVL.W RD => RDTIMEL.W RD, ZERO
160 lines
3.5 KiB
LLVM
160 lines
3.5 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc --mtriple=loongarch32 -mattr=+d < %s | FileCheck %s --check-prefix=LA32
|
|
; RUN: llc --mtriple=loongarch64 -mattr=+d < %s | FileCheck %s --check-prefix=LA64
|
|
|
|
;; Exercise the 'shl' LLVM IR: https://llvm.org/docs/LangRef.html#shl-instruction
|
|
|
|
define i1 @shl_i1(i1 %x, i1 %y) {
|
|
; LA32-LABEL: shl_i1:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: shl_i1:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: ret
|
|
%shl = shl i1 %x, %y
|
|
ret i1 %shl
|
|
}
|
|
|
|
define i8 @shl_i8(i8 %x, i8 %y) {
|
|
; LA32-LABEL: shl_i8:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: sll.w $a0, $a0, $a1
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: shl_i8:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: sll.d $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%shl = shl i8 %x, %y
|
|
ret i8 %shl
|
|
}
|
|
|
|
define i16 @shl_i16(i16 %x, i16 %y) {
|
|
; LA32-LABEL: shl_i16:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: sll.w $a0, $a0, $a1
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: shl_i16:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: sll.d $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%shl = shl i16 %x, %y
|
|
ret i16 %shl
|
|
}
|
|
|
|
define i32 @shl_i32(i32 %x, i32 %y) {
|
|
; LA32-LABEL: shl_i32:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: sll.w $a0, $a0, $a1
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: shl_i32:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: sll.w $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%shl = shl i32 %x, %y
|
|
ret i32 %shl
|
|
}
|
|
|
|
define i64 @shl_i64(i64 %x, i64 %y) {
|
|
; LA32-LABEL: shl_i64:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: addi.w $a3, $a2, -32
|
|
; LA32-NEXT: bltz $a3, .LBB4_2
|
|
; LA32-NEXT: # %bb.1:
|
|
; LA32-NEXT: sll.w $a1, $a0, $a3
|
|
; LA32-NEXT: b .LBB4_3
|
|
; LA32-NEXT: .LBB4_2:
|
|
; LA32-NEXT: sll.w $a1, $a1, $a2
|
|
; LA32-NEXT: xori $a4, $a2, 31
|
|
; LA32-NEXT: srli.w $a5, $a0, 1
|
|
; LA32-NEXT: srl.w $a4, $a5, $a4
|
|
; LA32-NEXT: or $a1, $a1, $a4
|
|
; LA32-NEXT: .LBB4_3:
|
|
; LA32-NEXT: slti $a3, $a3, 0
|
|
; LA32-NEXT: sub.w $a3, $zero, $a3
|
|
; LA32-NEXT: sll.w $a0, $a0, $a2
|
|
; LA32-NEXT: and $a0, $a3, $a0
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: shl_i64:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: sll.d $a0, $a0, $a1
|
|
; LA64-NEXT: ret
|
|
%shl = shl i64 %x, %y
|
|
ret i64 %shl
|
|
}
|
|
|
|
define i1 @shl_i1_3(i1 %x) {
|
|
; LA32-LABEL: shl_i1_3:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: shl_i1_3:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: ret
|
|
%shl = shl i1 %x, 3
|
|
ret i1 %shl
|
|
}
|
|
|
|
define i8 @shl_i8_3(i8 %x) {
|
|
; LA32-LABEL: shl_i8_3:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: slli.w $a0, $a0, 3
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: shl_i8_3:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: slli.d $a0, $a0, 3
|
|
; LA64-NEXT: ret
|
|
%shl = shl i8 %x, 3
|
|
ret i8 %shl
|
|
}
|
|
|
|
define i16 @shl_i16_3(i16 %x) {
|
|
; LA32-LABEL: shl_i16_3:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: slli.w $a0, $a0, 3
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: shl_i16_3:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: slli.d $a0, $a0, 3
|
|
; LA64-NEXT: ret
|
|
%shl = shl i16 %x, 3
|
|
ret i16 %shl
|
|
}
|
|
|
|
define i32 @shl_i32_3(i32 %x) {
|
|
; LA32-LABEL: shl_i32_3:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: slli.w $a0, $a0, 3
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: shl_i32_3:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: slli.d $a0, $a0, 3
|
|
; LA64-NEXT: ret
|
|
%shl = shl i32 %x, 3
|
|
ret i32 %shl
|
|
}
|
|
|
|
define i64 @shl_i64_3(i64 %x) {
|
|
; LA32-LABEL: shl_i64_3:
|
|
; LA32: # %bb.0:
|
|
; LA32-NEXT: srli.w $a2, $a0, 29
|
|
; LA32-NEXT: slli.w $a1, $a1, 3
|
|
; LA32-NEXT: or $a1, $a1, $a2
|
|
; LA32-NEXT: slli.w $a0, $a0, 3
|
|
; LA32-NEXT: ret
|
|
;
|
|
; LA64-LABEL: shl_i64_3:
|
|
; LA64: # %bb.0:
|
|
; LA64-NEXT: slli.d $a0, $a0, 3
|
|
; LA64-NEXT: ret
|
|
%shl = shl i64 %x, 3
|
|
ret i64 %shl
|
|
}
|