shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen/LoongArch/lasx
History
tangaac bf6d52a2dd
[LoongArch] Pre-commit for vecreduce_add. (#154302)
2025-08-20 09:12:47 +08:00
..
ir-instruction
[LoongArch] Fix implicit PesudoXVINSGR2VR error (#152432)
2025-08-19 17:22:00 +08:00
bitreverse.ll
[LoongArch] Optimize vector bitreverse using scalar bitrev and vshuf4i (#118054)
2024-12-10 09:11:28 +08:00
broadcast-load.ll
[LoongArch] Lower build_vector to broadcast load if possible (#135896)
2025-04-21 16:04:28 +08:00
bswap.ll
[LoongArch] Support bswap for LSX/LASX VTs (#114171)
2024-11-01 00:38:13 +08:00
build-vector.ll
[LoongArch] Fix implicit PesudoXVINSGR2VR error (#152432)
2025-08-19 17:22:00 +08:00
concat-vectors.ll
[LoongArch] Optimize 128-to-256-bit vector insertion and 256-to-128-bit subvector extraction (#146300)
2025-07-11 14:32:14 +08:00
ctpop-ctlz.ll
…
fdiv-reciprocal-estimate.ll
[LoongArch] [CodeGen] Add options for Clang to generate LoongArch-specific frecipe & frsqrte instructions (#109917)
2024-10-18 09:06:29 +08:00
fma-v4f64.ll
[LoongArch] Switch to the Machine Scheduler (#83759)
2024-03-05 09:15:44 +08:00
fma-v8f32.ll
[LoongArch] Switch to the Machine Scheduler (#83759)
2024-03-05 09:15:44 +08:00
fpowi.ll
[LoongArch] Optimize extracting f32/f64 from 256-bit vector by using XVPICKVE. (#151914)
2025-08-06 09:11:34 +08:00
fsqrt-reciprocal-estimate.ll
[LoongArch] [CodeGen] Add options for Clang to generate LoongArch-specific frecipe & frsqrte instructions (#109917)
2024-10-18 09:06:29 +08:00
fsqrt.ll
…
inline-asm-operand-modifier.ll
[LoongArch] Relax the restrictions of inlineasm operand modifier 'u' and 'w' (#129864)
2025-03-06 16:17:12 +08:00
inline-asm-reg-names.ll
…
insert-extract-subvector.ll
[LoongArch] Optimize 128-to-256-bit vector insertion and 256-to-128-bit subvector extraction (#146300)
2025-07-11 14:32:14 +08:00
intrinsic-absd.ll
…
intrinsic-add.ll
…
intrinsic-adda.ll
…
intrinsic-addi-invalid-imm.ll
…
intrinsic-addi-non-imm.ll
…
intrinsic-addi.ll
…
intrinsic-addw.ll
…
intrinsic-and.ll
…
intrinsic-andi-invalid-imm.ll
…
intrinsic-andi-non-imm.ll
…
intrinsic-andi.ll
…
intrinsic-andn.ll
…
intrinsic-avg.ll
…
intrinsic-avgr.ll
…
intrinsic-bitclr-invalid-imm.ll
…
intrinsic-bitclr-non-imm.ll
…
intrinsic-bitclr.ll
…
intrinsic-bitrev-invalid-imm.ll
…
intrinsic-bitrev-non-imm.ll
…
intrinsic-bitrev.ll
…
intrinsic-bitsel.ll
…
intrinsic-bitseli-invalid-imm.ll
…
intrinsic-bitseli-non-imm.ll
…
intrinsic-bitseli.ll
…
intrinsic-bitset-invalid-imm.ll
…
intrinsic-bitset-non-imm.ll
…
intrinsic-bitset.ll
…
intrinsic-bsll-invalid-imm.ll
…
intrinsic-bsll-non-imm.ll
…
intrinsic-bsll.ll
…
intrinsic-bsrl-invalid-imm.ll
…
intrinsic-bsrl-non-imm.ll
…
intrinsic-bsrl.ll
…
intrinsic-clo.ll
…
intrinsic-clz.ll
…
intrinsic-div.ll
…
intrinsic-ext2xv.ll
…
intrinsic-exth.ll
…
intrinsic-extl.ll
…
intrinsic-extrins-invalid-imm.ll
…
intrinsic-extrins-non-imm.ll
…
intrinsic-extrins.ll
…
intrinsic-fadd.ll
…
intrinsic-fclass.ll
…
intrinsic-fcmp.ll
…
intrinsic-fcvt.ll
…
intrinsic-fcvth.ll
…
intrinsic-fcvtl.ll
…
intrinsic-fdiv.ll
…
intrinsic-ffint.ll
…
intrinsic-flogb.ll
…
intrinsic-fmadd.ll
…
intrinsic-fmax.ll
…
intrinsic-fmaxa.ll
…
intrinsic-fmin.ll
…
intrinsic-fmina.ll
…
intrinsic-fmsub.ll
…
intrinsic-fmul.ll
…
intrinsic-fnmadd.ll
…
intrinsic-fnmsub.ll
…
intrinsic-frecip.ll
…
intrinsic-frecipe.ll
…
intrinsic-frint.ll
…
intrinsic-frsqrt.ll
…
intrinsic-frsqrte.ll
…
intrinsic-frstp-invalid-imm.ll
…
intrinsic-frstp-non-imm.ll
…
intrinsic-frstp.ll
…
intrinsic-fsqrt.ll
…
intrinsic-fsub.ll
…
intrinsic-ftint.ll
…
intrinsic-haddw.ll
…
intrinsic-hsubw.ll
…
intrinsic-ilv.ll
…
intrinsic-insgr2vr-invalid-imm.ll
…
intrinsic-insgr2vr-non-imm.ll
…
intrinsic-insgr2vr.ll
…
intrinsic-insve0-invalid-imm.ll
…
intrinsic-insve0-non-imm.ll
…
intrinsic-insve0.ll
…
intrinsic-ld-invalid-imm.ll
…
intrinsic-ld-non-imm.ll
…
intrinsic-ld.ll
…
intrinsic-ldi-invalid-imm.ll
…
intrinsic-ldi-non-imm.ll
…
intrinsic-ldi.ll
…
intrinsic-ldrepl-invalid-imm.ll
…
intrinsic-ldrepl-non-imm.ll
…
intrinsic-ldrepl.ll
…
intrinsic-madd.ll
…
intrinsic-maddw.ll
…
intrinsic-max-invalid-imm.ll
…
intrinsic-max-non-imm.ll
…
intrinsic-max.ll
…
intrinsic-min-invalid-imm.ll
…
intrinsic-min-non-imm.ll
…
intrinsic-min.ll
…
intrinsic-mod.ll
…
intrinsic-mskgez.ll
…
intrinsic-mskltz.ll
…
intrinsic-msknz.ll
…
intrinsic-msub.ll
…
intrinsic-muh.ll
…
intrinsic-mul.ll
…
intrinsic-mulw.ll
…
intrinsic-neg.ll
…
intrinsic-nor.ll
…
intrinsic-nori-invalid-imm.ll
…
intrinsic-nori-non-imm.ll
…
intrinsic-nori.ll
…
intrinsic-or.ll
…
intrinsic-ori-invalid-imm.ll
…
intrinsic-ori-non-imm.ll
…
intrinsic-ori.ll
…
intrinsic-orn.ll
…
intrinsic-pack.ll
…
intrinsic-pcnt.ll
…
intrinsic-perm.ll
…
intrinsic-permi-invalid-imm.ll
…
intrinsic-permi-non-imm.ll
…
intrinsic-permi.ll
Revert "[llvm][LoongArch] Improve loongarch_lasx_xvpermi_q instrinsic" (#84708)
2024-03-13 11:51:47 +08:00
intrinsic-pick.ll
…
intrinsic-pickve2gr-invalid-imm.ll
…
intrinsic-pickve2gr-non-imm.ll
…
intrinsic-pickve2gr.ll
…
intrinsic-pickve-invalid-imm.ll
…
intrinsic-pickve-non-imm.ll
…
intrinsic-pickve.ll
…
intrinsic-repl128vei-invalid-imm.ll
…
intrinsic-repl128vei-non-imm.ll
…
intrinsic-repl128vei.ll
…
intrinsic-repl-ins-gr2vr.ll
[LoongArch] Optimize vreplgr2vr + vinsgr2vr intrinsic sequence (#115803)
2024-11-12 19:07:53 +08:00
intrinsic-replgr2vr.ll
…
intrinsic-replve0.ll
…
intrinsic-replve.ll
…
intrinsic-rotr-invalid-imm.ll
…
intrinsic-rotr-non-imm.ll
…
intrinsic-rotr.ll
…
intrinsic-sadd.ll
…
intrinsic-sat-invalid-imm.ll
…
intrinsic-sat-non-imm.ll
…
intrinsic-sat.ll
…
intrinsic-seq-invalid-imm.ll
…
intrinsic-seq-non-imm.ll
…
intrinsic-seq.ll
…
intrinsic-set.ll
…
intrinsic-setallnez.ll
…
intrinsic-setanyeqz.ll
…
intrinsic-shuf4i-invalid-imm.ll
…
intrinsic-shuf4i-non-imm.ll
…
intrinsic-shuf4i.ll
…
intrinsic-shuf.ll
…
intrinsic-signcov.ll
…
intrinsic-sle-invalid-imm.ll
…
intrinsic-sle-non-imm.ll
…
intrinsic-sle.ll
…
intrinsic-sll-invalid-imm.ll
…
intrinsic-sll-non-imm.ll
…
intrinsic-sll.ll
…
intrinsic-sllwil-invalid-imm.ll
…
intrinsic-sllwil-non-imm.ll
…
intrinsic-sllwil.ll
…
intrinsic-slt-invalid-imm.ll
…
intrinsic-slt-non-imm.ll
…
intrinsic-slt.ll
…
intrinsic-sra-invalid-imm.ll
…
intrinsic-sra-non-imm.ll
…
intrinsic-sra.ll
…
intrinsic-sran.ll
…
intrinsic-srani-invalid-imm.ll
…
intrinsic-srani-non-imm.ll
…
intrinsic-srani.ll
…
intrinsic-srar-invalid-imm.ll
…
intrinsic-srar-non-imm.ll
…
intrinsic-srar.ll
…
intrinsic-srarn.ll
…
intrinsic-srarni-invalid-imm.ll
…
intrinsic-srarni-non-imm.ll
…
intrinsic-srarni.ll
…
intrinsic-srl-invalid-imm.ll
…
intrinsic-srl-non-imm.ll
…
intrinsic-srl.ll
…
intrinsic-srln.ll
…
intrinsic-srlni-invalid-imm.ll
…
intrinsic-srlni-non-imm.ll
…
intrinsic-srlni.ll
…
intrinsic-srlr-invalid-imm.ll
…
intrinsic-srlr-non-imm.ll
…
intrinsic-srlr.ll
…
intrinsic-srlrn.ll
…
intrinsic-srlrni-invalid-imm.ll
…
intrinsic-srlrni-non-imm.ll
…
intrinsic-srlrni.ll
…
intrinsic-ssran.ll
…
intrinsic-ssrani-invalid-imm.ll
…
intrinsic-ssrani-non-imm.ll
…
intrinsic-ssrani.ll
…
intrinsic-ssrarn.ll
…
intrinsic-ssrarni-invalid-imm.ll
…
intrinsic-ssrarni-non-imm.ll
…
intrinsic-ssrarni.ll
…
intrinsic-ssrln.ll
…
intrinsic-ssrlni-invalid-imm.ll
…
intrinsic-ssrlni-non-imm.ll
…
intrinsic-ssrlni.ll
…
intrinsic-ssrlrn.ll
…
intrinsic-ssrlrni-invalid-imm.ll
…
intrinsic-ssrlrni-non-imm.ll
…
intrinsic-ssrlrni.ll
…
intrinsic-ssub.ll
…
intrinsic-st-invalid-imm.ll
…
intrinsic-st-non-imm.ll
…
intrinsic-st.ll
…
intrinsic-stelm-invalid-imm.ll
…
intrinsic-stelm-non-imm.ll
…
intrinsic-stelm.ll
…
intrinsic-sub.ll
…
intrinsic-subi-invalid-imm.ll
…
intrinsic-subi-non-imm.ll
…
intrinsic-subi.ll
…
intrinsic-subw.ll
…
intrinsic-xor.ll
…
intrinsic-xori-invalid-imm.ll
…
intrinsic-xori-non-imm.ll
…
intrinsic-xori.ll
…
issue107355.ll
[LoongArch] Optimize 128-to-256-bit vector insertion and 256-to-128-bit subvector extraction (#146300)
2025-07-11 14:32:14 +08:00
mulh.ll
[LoongArch] Switch to the Machine Scheduler (#83759)
2024-03-05 09:15:44 +08:00
scalar-to-vector.ll
[LoongArch] lower SCALAR_TO_VECTOR to INSERT_VECTOR_ELT (#122863)
2025-01-22 17:27:52 +08:00
shuffle-as-permute-and-shuffle.ll
[LoongArch] Pre-commit tests for shuffle visiting same lane. NFC
2025-08-09 18:29:26 +08:00
vec-reduce-add.ll
[LoongArch] Pre-commit for vecreduce_add. (#154302)
2025-08-20 09:12:47 +08:00
vec-shuffle-bit-shift.ll
[LoongArch] lower vector shuffle to shift if possible (#132866)
2025-04-10 15:26:00 +08:00
vec-shuffle-byte-rotate.ll
[LoongArch] Lower vector shuffle as byte rotate (if possible) (#135157)
2025-04-17 11:08:18 +08:00
vec-shuffle-byte-shift.ll
[LoongArch] lower vector shuffle to shift if possible (#132866)
2025-04-10 15:26:00 +08:00
vselect.ll
[LoongArch] Merge base and offset for LSX/LASX memory accesses (#104452)
2024-08-19 15:23:05 +08:00
widen-shuffle-mask.ll
[LoongArch] Try to widen shuffle mask (#136081)
2025-04-28 14:25:52 +08:00
xvmskcond.ll
[LoongArch] Avoid expanding build_vector containing insertion of undef elements (#150377)
2025-07-26 14:24:39 +08:00