d3c10b51a9
Add three more special cases for loading registers with immediates. The first allows values in the range of [-255, 255] to be loaded with MOVEQ, even if the register is more than 8 bits and the sign extention is unwanted. This is done by loading the bitwise complement of the desired value, then performing a NOT instruction on the loaded register. This special case is only used when a simple MOVEQ cannot be used, and is only used for 32 bit data registers. Address registers cannot support MOVEQ, and the two-instruction sequence is no faster or smaller than a plain MOVE instruction when loading 16 bit immediates on the 68000, and likely slower for more sophisticated microarchitectures. However, the instruction sequence is both smaller and faster than the corresponding MOVE instruction for 32 bit register widths. The second special case is for zeroing address registers. This simply expands to subtracting a register with itself, consuming one instruction word rather than 2-3, with a small improvement in speed as well. The last special case is for assigning sign-extended 16-bit values to a full address register. This takes advantage of the fact that the movea.w instruction sign extends the output, permitting the immediate to be smaller. This is similar to using lea with a 16-bit address, which is not added in this patch as 16-bit absolute addressing is not yet implemented. This is a v2 submission of #90817. It also creates a 'Data' test directory to better align with the backend's tablegen layout.
149 lines
3.2 KiB
LLVM
149 lines
3.2 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
|
|
; RUN: llc < %s -mtriple=m68k-linux -verify-machineinstrs | FileCheck %s
|
|
|
|
define i1 @return_true() {
|
|
; CHECK-LABEL: return_true:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: moveq #1, %d0
|
|
; CHECK-NEXT: rts
|
|
ret i1 true
|
|
}
|
|
|
|
define i8 @return_0_i8() {
|
|
; CHECK-LABEL: return_0_i8:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: moveq #0, %d0
|
|
; CHECK-NEXT: rts
|
|
ret i8 0
|
|
}
|
|
|
|
define i16 @return_0_i16() {
|
|
; CHECK-LABEL: return_0_i16:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: moveq #0, %d0
|
|
; CHECK-NEXT: rts
|
|
ret i16 0
|
|
}
|
|
|
|
define i32 @return_0_i32() {
|
|
; CHECK-LABEL: return_0_i32:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: moveq #0, %d0
|
|
; CHECK-NEXT: rts
|
|
ret i32 0
|
|
}
|
|
|
|
define i64 @return_0_i64() {
|
|
; CHECK-LABEL: return_0_i64:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: moveq #0, %d0
|
|
; CHECK-NEXT: move.l %d0, %d1
|
|
; CHECK-NEXT: rts
|
|
ret i64 0
|
|
}
|
|
|
|
define i16 @return_neg1_i16() {
|
|
; CHECK-LABEL: return_neg1_i16:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: moveq #-1, %d0
|
|
; CHECK-NEXT: rts
|
|
ret i16 -1
|
|
}
|
|
|
|
define i32 @return_neg1_i32() {
|
|
; CHECK-LABEL: return_neg1_i32:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: moveq #-1, %d0
|
|
; CHECK-NEXT: rts
|
|
ret i32 -1
|
|
}
|
|
|
|
define i8 @return_160_i8() {
|
|
; CHECK-LABEL: return_160_i8:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: moveq #-96, %d0
|
|
; CHECK-NEXT: rts
|
|
ret i8 160
|
|
}
|
|
|
|
define i16 @return_160_i16() {
|
|
; CHECK-LABEL: return_160_i16:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: move.w #160, %d0
|
|
; CHECK-NEXT: rts
|
|
ret i16 160
|
|
}
|
|
|
|
define i32 @return_160_i32() {
|
|
; CHECK-LABEL: return_160_i32:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: moveq #95, %d0
|
|
; CHECK-NEXT: not.b %d0
|
|
; CHECK-NEXT: rts
|
|
ret i32 160
|
|
}
|
|
|
|
define i16 @return_14281_i16() {
|
|
; CHECK-LABEL: return_14281_i16:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: move.w #14281, %d0
|
|
; CHECK-NEXT: rts
|
|
ret i16 14281
|
|
}
|
|
|
|
define i32 @return_14281_i32() {
|
|
; CHECK-LABEL: return_14281_i32:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: move.l #14281, %d0
|
|
; CHECK-NEXT: rts
|
|
ret i32 14281
|
|
}
|
|
|
|
define i64 @return_14281_i64() {
|
|
; CHECK-LABEL: return_14281_i64:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: moveq #0, %d0
|
|
; CHECK-NEXT: move.l #14281, %d1
|
|
; CHECK-NEXT: rts
|
|
ret i64 14281
|
|
}
|
|
|
|
define ptr @return_null() {
|
|
; CHECK-LABEL: return_null:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: suba.l %a0, %a0
|
|
; CHECK-NEXT: rts
|
|
ret ptr null
|
|
}
|
|
|
|
define ptr @return_nonnull() {
|
|
; CHECK-LABEL: return_nonnull:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: move.w #200, %a0
|
|
; CHECK-NEXT: rts
|
|
ret ptr inttoptr (i32 200 to ptr)
|
|
}
|
|
|
|
define ptr @return_large_nonnull() {
|
|
; CHECK-LABEL: return_large_nonnull:
|
|
; CHECK: .cfi_startproc
|
|
; CHECK-NEXT: ; %bb.0:
|
|
; CHECK-NEXT: move.l #74281, %a0
|
|
; CHECK-NEXT: rts
|
|
ret ptr inttoptr (i32 74281 to ptr)
|
|
} |