b922a36211
PowerPC subtargets prior to Power9 use the 'legacy' itinerary way to provide scheduling information. This patch re-writes the tablegen file to define the scheduling information in the new SchedModel way, which can bring improvements to some benchmarks. Reviewed By: shchenz Differential Revision: https://reviews.llvm.org/D154488
51 lines
1.4 KiB
LLVM
51 lines
1.4 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=powerpc64-unknown-linux-gnu -o - %s | FileCheck --check-prefix=BE %s
|
|
; RUN: llc -mtriple=powerpc64-ibm-aix-xcoff -o - %s | FileCheck --check-prefix=BE %s
|
|
; RUN: llc -mtriple=powerpc64le-unknown-linux-gnu -o - %s | FileCheck --check-prefix=LE %s
|
|
|
|
define void @fold_constant_stores_loaddr(ptr %i8_ptr) {
|
|
; BE-LABEL: fold_constant_stores_loaddr:
|
|
; BE: # %bb.0: # %entry
|
|
; BE-NEXT: li 4, 0
|
|
; BE-NEXT: std 4, 0(3)
|
|
; BE-NEXT: li 4, -86
|
|
; BE-NEXT: stb 4, 0(3)
|
|
; BE-NEXT: blr
|
|
;
|
|
; LE-LABEL: fold_constant_stores_loaddr:
|
|
; LE: # %bb.0: # %entry
|
|
; LE-NEXT: li 4, 0
|
|
; LE-NEXT: std 4, 0(3)
|
|
; LE-NEXT: li 4, -86
|
|
; LE-NEXT: stb 4, 0(3)
|
|
; LE-NEXT: blr
|
|
entry:
|
|
store i64 0, ptr %i8_ptr, align 8
|
|
store i8 170, ptr %i8_ptr, align 1
|
|
ret void
|
|
}
|
|
|
|
|
|
define void @fold_constant_stores_hiaddr(ptr %i8_ptr) {
|
|
; BE-LABEL: fold_constant_stores_hiaddr:
|
|
; BE: # %bb.0: # %entry
|
|
; BE-NEXT: li 4, 0
|
|
; BE-NEXT: std 4, 0(3)
|
|
; BE-NEXT: li 4, -86
|
|
; BE-NEXT: stb 4, 0(3)
|
|
; BE-NEXT: blr
|
|
;
|
|
; LE-LABEL: fold_constant_stores_hiaddr:
|
|
; LE: # %bb.0: # %entry
|
|
; LE-NEXT: li 4, 0
|
|
; LE-NEXT: std 4, 0(3)
|
|
; LE-NEXT: li 4, -86
|
|
; LE-NEXT: stb 4, 0(3)
|
|
; LE-NEXT: blr
|
|
entry:
|
|
store i64 0, ptr %i8_ptr, align 8
|
|
%i8_ptr2 = getelementptr inbounds i8, ptr %i8_ptr, i64 7
|
|
store i8 170, ptr %i8_ptr, align 1
|
|
ret void
|
|
}
|