576d81baa5
Previously we used memory like we do to move between GPRs and FPR64 with the D extension on RV32. We can instead use REG_SEQUENCE/EXTRACT_SUBREG to inform register allocation how to do the copy without memory.
14 lines
479 B
LLVM
14 lines
479 B
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
|
|
; RUN: llc -mtriple=riscv32 -mattr=+zdinx -verify-machineinstrs -target-abi=ilp32 < %s \
|
|
; RUN: | FileCheck %s
|
|
|
|
define <2 x double> @v2f64(<2 x double> %x, <2 x double> %y) nounwind {
|
|
; CHECK-LABEL: v2f64:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: fadd.d a2, a2, a6
|
|
; CHECK-NEXT: fadd.d a0, a0, a4
|
|
; CHECK-NEXT: ret
|
|
%1 = fadd <2 x double> %x, %y
|
|
ret <2 x double> %1
|
|
}
|