
The motivation is that the update script has at least two deviations (`<...>@GOT`/`<...>@PLT`/ and not hiding pointer arithmetics) from what pretty much all the checklines were generated with, and most of the tests are still not updated, so each time one of the non-up-to-date tests is updated to see the effect of the code change, there is a lot of noise. Instead of having to deal with that each time, let's just deal with everything at once. This has been done via: ``` cd llvm-project/llvm/test/CodeGen/X86 grep -rl "; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py" | xargs -L1 <...>/llvm-project/llvm/utils/update_llc_test_checks.py --llc-binary <...>/llvm-project/build/bin/llc ``` Not all tests were regenerated, however.
64 lines
1.8 KiB
LLVM
64 lines
1.8 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown | FileCheck %s
|
|
|
|
define i32 @negate_nuw(i32 %x) {
|
|
; CHECK-LABEL: negate_nuw:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: xorl %eax, %eax
|
|
; CHECK-NEXT: retq
|
|
%neg = sub nuw i32 0, %x
|
|
ret i32 %neg
|
|
}
|
|
|
|
define <4 x i32> @negate_nuw_vec(<4 x i32> %x) {
|
|
; CHECK-LABEL: negate_nuw_vec:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: xorps %xmm0, %xmm0
|
|
; CHECK-NEXT: retq
|
|
%neg = sub nuw <4 x i32> zeroinitializer, %x
|
|
ret <4 x i32> %neg
|
|
}
|
|
|
|
define i8 @negate_zero_or_minsigned_nsw(i8 %x) {
|
|
; CHECK-LABEL: negate_zero_or_minsigned_nsw:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: xorl %eax, %eax
|
|
; CHECK-NEXT: retq
|
|
%signbit = and i8 %x, 128
|
|
%neg = sub nsw i8 0, %signbit
|
|
ret i8 %neg
|
|
}
|
|
|
|
define <4 x i32> @negate_zero_or_minsigned_nsw_vec(<4 x i32> %x) {
|
|
; CHECK-LABEL: negate_zero_or_minsigned_nsw_vec:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: xorps %xmm0, %xmm0
|
|
; CHECK-NEXT: retq
|
|
%signbit = shl <4 x i32> %x, <i32 31, i32 31, i32 31, i32 31>
|
|
%neg = sub nsw <4 x i32> zeroinitializer, %signbit
|
|
ret <4 x i32> %neg
|
|
}
|
|
|
|
define i8 @negate_zero_or_minsigned(i8 %x) {
|
|
; CHECK-LABEL: negate_zero_or_minsigned:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: movl %edi, %eax
|
|
; CHECK-NEXT: shlb $7, %al
|
|
; CHECK-NEXT: # kill: def $al killed $al killed $eax
|
|
; CHECK-NEXT: retq
|
|
%signbit = shl i8 %x, 7
|
|
%neg = sub i8 0, %signbit
|
|
ret i8 %neg
|
|
}
|
|
|
|
define <4 x i32> @negate_zero_or_minsigned_vec(<4 x i32> %x) {
|
|
; CHECK-LABEL: negate_zero_or_minsigned_vec:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: andps {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0
|
|
; CHECK-NEXT: retq
|
|
%signbit = and <4 x i32> %x, <i32 2147483648, i32 2147483648, i32 2147483648, i32 2147483648>
|
|
%neg = sub <4 x i32> zeroinitializer, %signbit
|
|
ret <4 x i32> %neg
|
|
}
|
|
|