Madhur Amilkanthwar 2320cddfc2
Reapply "[GVN] memoryssa implies no-memdep (#149473)" (#149767)
Enabling one of MemorySSA or MD implies the other is off.

Already approved in https://github.com/llvm/llvm-project/pull/149473 but
I had to revert as I missed updating one test.
2025-07-21 14:05:29 +05:30

114 lines
3.7 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5
; RUN: opt -S -passes=gvn < %s | FileCheck --check-prefixes=CHECK,MDEP %s
; RUN: opt -S -passes='gvn<memoryssa>' -verify-analysis-invalidation < %s | FileCheck --check-prefixes=CHECK,MSSA %s
declare i32 @setjmp() returns_twice
declare void @longjmp()
declare ptr @malloc(i64)
define i32 @test() {
; CHECK-LABEL: define i32 @test() {
; CHECK-NEXT: [[MALLOC:%.*]] = call noalias ptr @malloc(i64 4)
; CHECK-NEXT: store i32 10, ptr [[MALLOC]], align 4
; CHECK-NEXT: [[SJ:%.*]] = call i32 @setjmp()
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[SJ]], 0
; CHECK-NEXT: br i1 [[CMP]], label %[[IF_THEN:.*]], label %[[IF_END:.*]]
; CHECK: [[IF_THEN]]:
; CHECK-NEXT: store i32 20, ptr [[MALLOC]], align 4
; CHECK-NEXT: call void @longjmp()
; CHECK-NEXT: unreachable
; CHECK: [[IF_END]]:
; CHECK-NEXT: [[RES:%.*]] = load i32, ptr [[MALLOC]], align 4
; CHECK-NEXT: ret i32 [[RES]]
;
%malloc = call noalias ptr @malloc(i64 4)
store i32 10, ptr %malloc, align 4
%sj = call i32 @setjmp()
%cmp = icmp eq i32 %sj, 0
br i1 %cmp, label %if.then, label %if.end
if.then:
store i32 20, ptr %malloc
call void @longjmp()
unreachable
if.end:
%res = load i32, ptr %malloc
ret i32 %res
}
; We are still allowed to optimize non-volatile accesses to allocas.
define i32 @test_alloca() {
; MDEP-LABEL: define i32 @test_alloca() {
; MDEP-NEXT: [[ALLOC:%.*]] = alloca i43, align 8
; MDEP-NEXT: store i32 10, ptr [[ALLOC]], align 4
; MDEP-NEXT: [[SJ:%.*]] = call i32 @setjmp()
; MDEP-NEXT: [[CMP:%.*]] = icmp eq i32 [[SJ]], 0
; MDEP-NEXT: br i1 [[CMP]], label %[[IF_THEN:.*]], label %[[IF_END:.*]]
; MDEP: [[IF_THEN]]:
; MDEP-NEXT: store i32 20, ptr [[ALLOC]], align 4
; MDEP-NEXT: call void @longjmp()
; MDEP-NEXT: unreachable
; MDEP: [[IF_END]]:
; MDEP-NEXT: ret i32 10
;
; MSSA-LABEL: define i32 @test_alloca() {
; MSSA-NEXT: [[ALLOC:%.*]] = alloca i43, align 8
; MSSA-NEXT: store i32 10, ptr [[ALLOC]], align 4
; MSSA-NEXT: [[SJ:%.*]] = call i32 @setjmp()
; MSSA-NEXT: [[CMP:%.*]] = icmp eq i32 [[SJ]], 0
; MSSA-NEXT: br i1 [[CMP]], label %[[IF_THEN:.*]], label %[[IF_END:.*]]
; MSSA: [[IF_THEN]]:
; MSSA-NEXT: store i32 20, ptr [[ALLOC]], align 4
; MSSA-NEXT: call void @longjmp()
; MSSA-NEXT: unreachable
; MSSA: [[IF_END]]:
; MSSA-NEXT: [[RES:%.*]] = load i32, ptr [[ALLOC]], align 4
; MSSA-NEXT: ret i32 [[RES]]
;
%alloc = alloca i43
store i32 10, ptr %alloc, align 4
%sj = call i32 @setjmp()
%cmp = icmp eq i32 %sj, 0
br i1 %cmp, label %if.then, label %if.end
if.then:
store i32 20, ptr %alloc
call void @longjmp()
unreachable
if.end:
%res = load i32, ptr %alloc
ret i32 %res
}
define i32 @test_alloca_volatile() {
; CHECK-LABEL: define i32 @test_alloca_volatile() {
; CHECK-NEXT: [[ALLOC:%.*]] = alloca i43, align 8
; CHECK-NEXT: store volatile i32 10, ptr [[ALLOC]], align 4
; CHECK-NEXT: [[SJ:%.*]] = call i32 @setjmp()
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[SJ]], 0
; CHECK-NEXT: br i1 [[CMP]], label %[[IF_THEN:.*]], label %[[IF_END:.*]]
; CHECK: [[IF_THEN]]:
; CHECK-NEXT: store volatile i32 20, ptr [[ALLOC]], align 4
; CHECK-NEXT: call void @longjmp()
; CHECK-NEXT: unreachable
; CHECK: [[IF_END]]:
; CHECK-NEXT: [[RES:%.*]] = load volatile i32, ptr [[ALLOC]], align 4
; CHECK-NEXT: ret i32 [[RES]]
;
%alloc = alloca i43
store volatile i32 10, ptr %alloc, align 4
%sj = call i32 @setjmp()
%cmp = icmp eq i32 %sj, 0
br i1 %cmp, label %if.then, label %if.end
if.then:
store volatile i32 20, ptr %alloc
call void @longjmp()
unreachable
if.end:
%res = load volatile i32, ptr %alloc
ret i32 %res
}