207e5cccee
Similar to other targets (AMDGPU, Mips, PowerPC, RISCV, X86, ...) `ninja check-clang-codegen-aarch64` can be used to test this subfolder. Pull Request: https://github.com/llvm/llvm-project/pull/115818
33 lines
1.0 KiB
C
33 lines
1.0 KiB
C
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +v8a -verify -emit-llvm -o - %s
|
|
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +d128 -verify=d128 -emit-llvm -o - %s
|
|
|
|
// REQUIRES: aarch64-registered-target
|
|
|
|
// Test that functions with the correct target attributes can use the correct
|
|
// system-register intriniscs.
|
|
|
|
// All the calls below are valid if you have -target-feature +d128
|
|
// d128-no-diagnostics
|
|
|
|
#include <arm_acle.h>
|
|
|
|
void anytarget(void) {
|
|
unsigned x = __arm_rsr("1:2:3:4:5");
|
|
__arm_wsr("1:2:3:4:5", x);
|
|
unsigned long y = __arm_rsr64("1:2:3:4:5");
|
|
__arm_wsr64("1:2:3:4:5", y);
|
|
void *p = __arm_rsrp("1:2:3:4:5");
|
|
__arm_wsrp("1:2:3:4:5", p);
|
|
}
|
|
|
|
__attribute__((target("d128")))
|
|
void d128target(void) {
|
|
__uint128_t x = __arm_rsr128("1:2:3:4:5");
|
|
__arm_wsr128("1:2:3:4:5", x);
|
|
}
|
|
|
|
void notd128target(void) {
|
|
__uint128_t x = __arm_rsr128("1:2:3:4:5"); // expected-error {{needs target feature d128}}
|
|
__arm_wsr128("1:2:3:4:5", x); // expected-error {{needs target feature d128}}
|
|
}
|