llvm-project/llvm/test/CodeGen/NVPTX/vectorize-misaligned.ll
Alex MacLean 369891b674
[NVPTX] use untyped loads and stores where ever possible (#137698)
In most cases, the type information attached to load and store
instructions is meaningless and inconsistently applied. We can usually
use ".b" loads and avoid the complexity of trying to assign the correct
type. The one expectation is sign-extending load, which will continue to
use ".s" to ensure the sign extension into a larger register is done
correctly.
2025-05-10 08:26:26 -07:00

32 lines
1.2 KiB
LLVM

; RUN: llc < %s | FileCheck %s
; RUN: %if ptxas %{ llc < %s | %ptxas-verify %}
target triple = "nvptx64-nvidia-cuda"
; CHECK-LABEL: test1
; CHECK: ld.global.v2.b32
; CHECK: ld.global.v2.b32
; CHECK: st.global.v2.b32
; CHECK: st.global.v2.b32
define void @test1(ptr addrspace(1) noalias align 8 %in, ptr addrspace(1) noalias align 8 %out) {
%in.1 = getelementptr float, ptr addrspace(1) %in, i32 1
%in.2 = getelementptr float, ptr addrspace(1) %in, i32 2
%in.3 = getelementptr float, ptr addrspace(1) %in, i32 3
%v0 = load float, ptr addrspace(1) %in, align 8
%v1 = load float, ptr addrspace(1) %in.1, align 4
%v2 = load float, ptr addrspace(1) %in.2, align 8
%v3 = load float, ptr addrspace(1) %in.3, align 4
%sum0 = fadd float %v0, %v1
%sum1 = fadd float %v1, %v2
%sum2 = fadd float %v3, %v1
%sum3 = fadd float %v2, %v3
%out.1 = getelementptr float, ptr addrspace(1) %out, i32 1
%out.2 = getelementptr float, ptr addrspace(1) %out, i32 2
%out.3 = getelementptr float, ptr addrspace(1) %out, i32 3
store float %sum0, ptr addrspace(1) %out, align 8
store float %sum1, ptr addrspace(1) %out.1, align 4
store float %sum2, ptr addrspace(1) %out.2, align 8
store float %sum3, ptr addrspace(1) %out.3, align 4
ret void
}