llvm-project/llvm/test/CodeGen/PowerPC/builtins-ppc-p10vsx.ll
Qiu Chaofan a2b5117df7 [PowerPC] Update InputOps of Power10 SchedModel
Count of input operands affect pipeline forwarding in scheduling model.
Previous Power10 model definition arranges some instructions into
incorrect groups, by counting the wrong number of input operands.

This patch updates the model, setting the input operands count correctly
by excluding irrelevant immediate operands and count memory operands of
load instructions correctly.

Reviewed By: shchenz

Differential Revision: https://reviews.llvm.org/D153842
2023-07-07 22:46:22 +08:00

548 lines
18 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN: -mcpu=pwr10 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefixes=CHECK,CHECK-LE
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu \
; RUN: -mcpu=pwr10 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefixes=CHECK,CHECK-LINUXBE
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O0 \
; RUN: -mcpu=pwr10 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefixes=CHECK,CHECK-O0
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-ibm-aix-xcoff \
; RUN: -mcpu=pwr10 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefixes=CHECK,CHECK-AIXBE
; These test cases aims to test the builtins for the Power10 VSX vector
; instructions introduced in ISA 3.1.
declare i32 @llvm.ppc.vsx.xvtlsbb(<16 x i8>, i32)
define signext i32 @test_vec_test_lsbb_all_ones(<16 x i8> %vuca) {
; CHECK-LABEL: test_vec_test_lsbb_all_ones:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvtlsbb cr0, v2
; CHECK-NEXT: mfocrf r3, 128
; CHECK-NEXT: srwi r3, r3, 31
; CHECK-NEXT: extsw r3, r3
; CHECK-NEXT: blr
entry:
%0 = tail call i32 @llvm.ppc.vsx.xvtlsbb(<16 x i8> %vuca, i32 1)
ret i32 %0
}
define signext i32 @test_vec_test_lsbb_all_zeros(<16 x i8> %vuca) {
; CHECK-LABEL: test_vec_test_lsbb_all_zeros:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvtlsbb cr0, v2
; CHECK-NEXT: mfocrf r3, 128
; CHECK-NEXT: rlwinm r3, r3, 3, 31, 31
; CHECK-NEXT: extsw r3, r3
; CHECK-NEXT: blr
entry:
%0 = tail call i32 @llvm.ppc.vsx.xvtlsbb(<16 x i8> %vuca, i32 0)
ret i32 %0
}
define void @vec_xst_trunc_sc(<1 x i128> %__vec, i64 %__offset, ptr nocapture %__ptr) {
; CHECK-LE-LABEL: vec_xst_trunc_sc:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: stxvrbx v2, r6, r5
; CHECK-LE-NEXT: blr
;
; CHECK-LINUXBE-LABEL: vec_xst_trunc_sc:
; CHECK-LINUXBE: # %bb.0: # %entry
; CHECK-LINUXBE-NEXT: vsldoi v2, v2, v2, 9
; CHECK-LINUXBE-NEXT: stxsibx v2, r6, r5
; CHECK-LINUXBE-NEXT: blr
;
; CHECK-O0-LABEL: vec_xst_trunc_sc:
; CHECK-O0: # %bb.0: # %entry
; CHECK-O0-NEXT: li r3, 0
; CHECK-O0-NEXT: vextubrx r3, r3, v2
; CHECK-O0-NEXT: # kill: def $r3 killed $r3 killed $x3
; CHECK-O0-NEXT: add r4, r6, r5
; CHECK-O0-NEXT: stb r3, 0(r4)
; CHECK-O0-NEXT: blr
;
; CHECK-AIXBE-LABEL: vec_xst_trunc_sc:
; CHECK-AIXBE: # %bb.0: # %entry
; CHECK-AIXBE-NEXT: vsldoi v2, v2, v2, 9
; CHECK-AIXBE-NEXT: stxsibx v2, r4, r3
; CHECK-AIXBE-NEXT: blr
entry:
%0 = bitcast <1 x i128> %__vec to <16 x i8>
%conv = extractelement <16 x i8> %0, i32 0
%add.ptr = getelementptr inbounds i8, ptr %__ptr, i64 %__offset
store i8 %conv, ptr %add.ptr, align 1
ret void
}
define void @vec_xst_trunc_uc(<1 x i128> %__vec, i64 %__offset, ptr nocapture %__ptr) {
; CHECK-LE-LABEL: vec_xst_trunc_uc:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: stxvrbx v2, r6, r5
; CHECK-LE-NEXT: blr
;
; CHECK-LINUXBE-LABEL: vec_xst_trunc_uc:
; CHECK-LINUXBE: # %bb.0: # %entry
; CHECK-LINUXBE-NEXT: vsldoi v2, v2, v2, 9
; CHECK-LINUXBE-NEXT: stxsibx v2, r6, r5
; CHECK-LINUXBE-NEXT: blr
;
; CHECK-O0-LABEL: vec_xst_trunc_uc:
; CHECK-O0: # %bb.0: # %entry
; CHECK-O0-NEXT: li r3, 0
; CHECK-O0-NEXT: vextubrx r3, r3, v2
; CHECK-O0-NEXT: # kill: def $r3 killed $r3 killed $x3
; CHECK-O0-NEXT: add r4, r6, r5
; CHECK-O0-NEXT: stb r3, 0(r4)
; CHECK-O0-NEXT: blr
;
; CHECK-AIXBE-LABEL: vec_xst_trunc_uc:
; CHECK-AIXBE: # %bb.0: # %entry
; CHECK-AIXBE-NEXT: vsldoi v2, v2, v2, 9
; CHECK-AIXBE-NEXT: stxsibx v2, r4, r3
; CHECK-AIXBE-NEXT: blr
entry:
%0 = bitcast <1 x i128> %__vec to <16 x i8>
%conv = extractelement <16 x i8> %0, i32 0
%add.ptr = getelementptr inbounds i8, ptr %__ptr, i64 %__offset
store i8 %conv, ptr %add.ptr, align 1
ret void
}
define void @vec_xst_trunc_ss(<1 x i128> %__vec, i64 %__offset, ptr nocapture %__ptr) {
; CHECK-LE-LABEL: vec_xst_trunc_ss:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: sldi r3, r5, 1
; CHECK-LE-NEXT: stxvrhx v2, r6, r3
; CHECK-LE-NEXT: blr
;
; CHECK-LINUXBE-LABEL: vec_xst_trunc_ss:
; CHECK-LINUXBE: # %bb.0: # %entry
; CHECK-LINUXBE-NEXT: vsldoi v2, v2, v2, 10
; CHECK-LINUXBE-NEXT: sldi r3, r5, 1
; CHECK-LINUXBE-NEXT: stxsihx v2, r6, r3
; CHECK-LINUXBE-NEXT: blr
;
; CHECK-O0-LABEL: vec_xst_trunc_ss:
; CHECK-O0: # %bb.0: # %entry
; CHECK-O0-NEXT: li r3, 0
; CHECK-O0-NEXT: vextuhrx r3, r3, v2
; CHECK-O0-NEXT: # kill: def $r3 killed $r3 killed $x3
; CHECK-O0-NEXT: sldi r4, r5, 1
; CHECK-O0-NEXT: add r4, r6, r4
; CHECK-O0-NEXT: sth r3, 0(r4)
; CHECK-O0-NEXT: blr
;
; CHECK-AIXBE-LABEL: vec_xst_trunc_ss:
; CHECK-AIXBE: # %bb.0: # %entry
; CHECK-AIXBE-NEXT: vsldoi v2, v2, v2, 10
; CHECK-AIXBE-NEXT: sldi r3, r3, 1
; CHECK-AIXBE-NEXT: stxsihx v2, r4, r3
; CHECK-AIXBE-NEXT: blr
entry:
%0 = bitcast <1 x i128> %__vec to <8 x i16>
%conv = extractelement <8 x i16> %0, i32 0
%add.ptr = getelementptr inbounds i16, ptr %__ptr, i64 %__offset
store i16 %conv, ptr %add.ptr, align 2
ret void
}
define void @vec_xst_trunc_us(<1 x i128> %__vec, i64 %__offset, ptr nocapture %__ptr) {
; CHECK-LE-LABEL: vec_xst_trunc_us:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: sldi r3, r5, 1
; CHECK-LE-NEXT: stxvrhx v2, r6, r3
; CHECK-LE-NEXT: blr
;
; CHECK-LINUXBE-LABEL: vec_xst_trunc_us:
; CHECK-LINUXBE: # %bb.0: # %entry
; CHECK-LINUXBE-NEXT: vsldoi v2, v2, v2, 10
; CHECK-LINUXBE-NEXT: sldi r3, r5, 1
; CHECK-LINUXBE-NEXT: stxsihx v2, r6, r3
; CHECK-LINUXBE-NEXT: blr
;
; CHECK-O0-LABEL: vec_xst_trunc_us:
; CHECK-O0: # %bb.0: # %entry
; CHECK-O0-NEXT: li r3, 0
; CHECK-O0-NEXT: vextuhrx r3, r3, v2
; CHECK-O0-NEXT: # kill: def $r3 killed $r3 killed $x3
; CHECK-O0-NEXT: sldi r4, r5, 1
; CHECK-O0-NEXT: add r4, r6, r4
; CHECK-O0-NEXT: sth r3, 0(r4)
; CHECK-O0-NEXT: blr
;
; CHECK-AIXBE-LABEL: vec_xst_trunc_us:
; CHECK-AIXBE: # %bb.0: # %entry
; CHECK-AIXBE-NEXT: vsldoi v2, v2, v2, 10
; CHECK-AIXBE-NEXT: sldi r3, r3, 1
; CHECK-AIXBE-NEXT: stxsihx v2, r4, r3
; CHECK-AIXBE-NEXT: blr
entry:
%0 = bitcast <1 x i128> %__vec to <8 x i16>
%conv = extractelement <8 x i16> %0, i32 0
%add.ptr = getelementptr inbounds i16, ptr %__ptr, i64 %__offset
store i16 %conv, ptr %add.ptr, align 2
ret void
}
define void @vec_xst_trunc_si(<1 x i128> %__vec, i64 %__offset, ptr nocapture %__ptr) {
; CHECK-LE-LABEL: vec_xst_trunc_si:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: sldi r3, r5, 2
; CHECK-LE-NEXT: stxvrwx v2, r6, r3
; CHECK-LE-NEXT: blr
;
; CHECK-LINUXBE-LABEL: vec_xst_trunc_si:
; CHECK-LINUXBE: # %bb.0: # %entry
; CHECK-LINUXBE-NEXT: xxsldwi vs0, v2, v2, 3
; CHECK-LINUXBE-NEXT: sldi r3, r5, 2
; CHECK-LINUXBE-NEXT: stfiwx f0, r6, r3
; CHECK-LINUXBE-NEXT: blr
;
; CHECK-O0-LABEL: vec_xst_trunc_si:
; CHECK-O0: # %bb.0: # %entry
; CHECK-O0-NEXT: li r3, 0
; CHECK-O0-NEXT: vextuwrx r3, r3, v2
; CHECK-O0-NEXT: # kill: def $r3 killed $r3 killed $x3
; CHECK-O0-NEXT: sldi r4, r5, 2
; CHECK-O0-NEXT: add r4, r6, r4
; CHECK-O0-NEXT: stw r3, 0(r4)
; CHECK-O0-NEXT: blr
;
; CHECK-AIXBE-LABEL: vec_xst_trunc_si:
; CHECK-AIXBE: # %bb.0: # %entry
; CHECK-AIXBE-NEXT: xxsldwi vs0, v2, v2, 3
; CHECK-AIXBE-NEXT: sldi r3, r3, 2
; CHECK-AIXBE-NEXT: stfiwx f0, r4, r3
; CHECK-AIXBE-NEXT: blr
entry:
%0 = bitcast <1 x i128> %__vec to <4 x i32>
%conv = extractelement <4 x i32> %0, i32 0
%add.ptr = getelementptr inbounds i32, ptr %__ptr, i64 %__offset
store i32 %conv, ptr %add.ptr, align 4
ret void
}
define void @vec_xst_trunc_ui(<1 x i128> %__vec, i64 %__offset, ptr nocapture %__ptr) {
; CHECK-LE-LABEL: vec_xst_trunc_ui:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: sldi r3, r5, 2
; CHECK-LE-NEXT: stxvrwx v2, r6, r3
; CHECK-LE-NEXT: blr
;
; CHECK-LINUXBE-LABEL: vec_xst_trunc_ui:
; CHECK-LINUXBE: # %bb.0: # %entry
; CHECK-LINUXBE-NEXT: xxsldwi vs0, v2, v2, 3
; CHECK-LINUXBE-NEXT: sldi r3, r5, 2
; CHECK-LINUXBE-NEXT: stfiwx f0, r6, r3
; CHECK-LINUXBE-NEXT: blr
;
; CHECK-O0-LABEL: vec_xst_trunc_ui:
; CHECK-O0: # %bb.0: # %entry
; CHECK-O0-NEXT: li r3, 0
; CHECK-O0-NEXT: vextuwrx r3, r3, v2
; CHECK-O0-NEXT: # kill: def $r3 killed $r3 killed $x3
; CHECK-O0-NEXT: sldi r4, r5, 2
; CHECK-O0-NEXT: add r4, r6, r4
; CHECK-O0-NEXT: stw r3, 0(r4)
; CHECK-O0-NEXT: blr
;
; CHECK-AIXBE-LABEL: vec_xst_trunc_ui:
; CHECK-AIXBE: # %bb.0: # %entry
; CHECK-AIXBE-NEXT: xxsldwi vs0, v2, v2, 3
; CHECK-AIXBE-NEXT: sldi r3, r3, 2
; CHECK-AIXBE-NEXT: stfiwx f0, r4, r3
; CHECK-AIXBE-NEXT: blr
entry:
%0 = bitcast <1 x i128> %__vec to <4 x i32>
%conv = extractelement <4 x i32> %0, i32 0
%add.ptr = getelementptr inbounds i32, ptr %__ptr, i64 %__offset
store i32 %conv, ptr %add.ptr, align 4
ret void
}
define void @vec_xst_trunc_sll(<1 x i128> %__vec, i64 %__offset, ptr nocapture %__ptr) {
; CHECK-LE-LABEL: vec_xst_trunc_sll:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: sldi r3, r5, 3
; CHECK-LE-NEXT: stxvrdx v2, r6, r3
; CHECK-LE-NEXT: blr
;
; CHECK-LINUXBE-LABEL: vec_xst_trunc_sll:
; CHECK-LINUXBE: # %bb.0: # %entry
; CHECK-LINUXBE-NEXT: sldi r3, r5, 3
; CHECK-LINUXBE-NEXT: stxsdx v2, r6, r3
; CHECK-LINUXBE-NEXT: blr
;
; CHECK-O0-LABEL: vec_xst_trunc_sll:
; CHECK-O0: # %bb.0: # %entry
; CHECK-O0-NEXT: mfvsrld r3, v2
; CHECK-O0-NEXT: sldi r4, r5, 3
; CHECK-O0-NEXT: add r4, r6, r4
; CHECK-O0-NEXT: std r3, 0(r4)
; CHECK-O0-NEXT: blr
;
; CHECK-AIXBE-LABEL: vec_xst_trunc_sll:
; CHECK-AIXBE: # %bb.0: # %entry
; CHECK-AIXBE-NEXT: sldi r3, r3, 3
; CHECK-AIXBE-NEXT: stxsdx v2, r4, r3
; CHECK-AIXBE-NEXT: blr
entry:
%0 = bitcast <1 x i128> %__vec to <2 x i64>
%conv = extractelement <2 x i64> %0, i32 0
%add.ptr = getelementptr inbounds i64, ptr %__ptr, i64 %__offset
store i64 %conv, ptr %add.ptr, align 8
ret void
}
define void @vec_xst_trunc_ull(<1 x i128> %__vec, i64 %__offset, ptr nocapture %__ptr) {
; CHECK-LE-LABEL: vec_xst_trunc_ull:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: sldi r3, r5, 3
; CHECK-LE-NEXT: stxvrdx v2, r6, r3
; CHECK-LE-NEXT: blr
;
; CHECK-LINUXBE-LABEL: vec_xst_trunc_ull:
; CHECK-LINUXBE: # %bb.0: # %entry
; CHECK-LINUXBE-NEXT: sldi r3, r5, 3
; CHECK-LINUXBE-NEXT: stxsdx v2, r6, r3
; CHECK-LINUXBE-NEXT: blr
;
; CHECK-O0-LABEL: vec_xst_trunc_ull:
; CHECK-O0: # %bb.0: # %entry
; CHECK-O0-NEXT: mfvsrld r3, v2
; CHECK-O0-NEXT: sldi r4, r5, 3
; CHECK-O0-NEXT: add r4, r6, r4
; CHECK-O0-NEXT: std r3, 0(r4)
; CHECK-O0-NEXT: blr
;
; CHECK-AIXBE-LABEL: vec_xst_trunc_ull:
; CHECK-AIXBE: # %bb.0: # %entry
; CHECK-AIXBE-NEXT: sldi r3, r3, 3
; CHECK-AIXBE-NEXT: stxsdx v2, r4, r3
; CHECK-AIXBE-NEXT: blr
entry:
%0 = bitcast <1 x i128> %__vec to <2 x i64>
%conv = extractelement <2 x i64> %0, i32 0
%add.ptr = getelementptr inbounds i64, ptr %__ptr, i64 %__offset
store i64 %conv, ptr %add.ptr, align 8
ret void
}
define dso_local <1 x i128> @vec_xl_zext(i64 %__offset, ptr nocapture readonly %__pointer) {
; CHECK-LABEL: vec_xl_zext:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: lxvrbx v2, r4, r3
; CHECK-NEXT: blr
entry:
%add.ptr = getelementptr inbounds i8, ptr %__pointer, i64 %__offset
%0 = load i8, ptr %add.ptr, align 1
%conv = zext i8 %0 to i128
%splat.splatinsert = insertelement <1 x i128> undef, i128 %conv, i32 0
ret <1 x i128> %splat.splatinsert
}
define dso_local <1 x i128> @vec_xl_zext_short(i64 %__offset, ptr nocapture readonly %__pointer) {
; CHECK-LABEL: vec_xl_zext_short:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: sldi r3, r3, 1
; CHECK-NEXT: lxvrhx v2, r4, r3
; CHECK-NEXT: blr
entry:
%add.ptr = getelementptr inbounds i16, ptr %__pointer, i64 %__offset
%0 = load i16, ptr %add.ptr, align 2
%conv = zext i16 %0 to i128
%splat.splatinsert = insertelement <1 x i128> undef, i128 %conv, i32 0
ret <1 x i128> %splat.splatinsert
}
define dso_local <1 x i128> @vec_xl_zext_word(i64 %__offset, ptr nocapture readonly %__pointer) {
; CHECK-LABEL: vec_xl_zext_word:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: sldi r3, r3, 2
; CHECK-NEXT: lxvrwx v2, r4, r3
; CHECK-NEXT: blr
entry:
%add.ptr = getelementptr inbounds i32, ptr %__pointer, i64 %__offset
%0 = load i32, ptr %add.ptr, align 4
%conv = zext i32 %0 to i128
%splat.splatinsert = insertelement <1 x i128> undef, i128 %conv, i32 0
ret <1 x i128> %splat.splatinsert
}
define dso_local <1 x i128> @vec_xl_zext_dw(i64 %__offset, ptr nocapture readonly %__pointer) {
; CHECK-LABEL: vec_xl_zext_dw:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: sldi r3, r3, 3
; CHECK-NEXT: lxvrdx v2, r4, r3
; CHECK-NEXT: blr
entry:
%add.ptr = getelementptr inbounds i64, ptr %__pointer, i64 %__offset
%0 = load i64, ptr %add.ptr, align 8
%conv = zext i64 %0 to i128
%splat.splatinsert = insertelement <1 x i128> undef, i128 %conv, i32 0
ret <1 x i128> %splat.splatinsert
}
define dso_local <1 x i128> @vec_xl_sext_b(i64 %offset, ptr %p) {
; CHECK-LE-LABEL: vec_xl_sext_b:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: lbzx r3, r4, r3
; CHECK-LE-NEXT: extsb r3, r3
; CHECK-LE-NEXT: sradi r4, r3, 63
; CHECK-LE-NEXT: mtvsrdd v2, r4, r3
; CHECK-LE-NEXT: blr
;
; CHECK-LINUXBE-LABEL: vec_xl_sext_b:
; CHECK-LINUXBE: # %bb.0: # %entry
; CHECK-LINUXBE-NEXT: lbzx r3, r4, r3
; CHECK-LINUXBE-NEXT: extsb r3, r3
; CHECK-LINUXBE-NEXT: sradi r4, r3, 63
; CHECK-LINUXBE-NEXT: mtvsrdd v2, r4, r3
; CHECK-LINUXBE-NEXT: blr
;
; CHECK-O0-LABEL: vec_xl_sext_b:
; CHECK-O0: # %bb.0: # %entry
; CHECK-O0-NEXT: lbzx r3, r4, r3
; CHECK-O0-NEXT: extsb r4, r3
; CHECK-O0-NEXT: sradi r3, r4, 63
; CHECK-O0-NEXT: mtvsrdd v2, r3, r4
; CHECK-O0-NEXT: blr
;
; CHECK-AIXBE-LABEL: vec_xl_sext_b:
; CHECK-AIXBE: # %bb.0: # %entry
; CHECK-AIXBE-NEXT: lbzx r3, r4, r3
; CHECK-AIXBE-NEXT: extsb r3, r3
; CHECK-AIXBE-NEXT: sradi r4, r3, 63
; CHECK-AIXBE-NEXT: mtvsrdd v2, r4, r3
; CHECK-AIXBE-NEXT: blr
entry:
%add.ptr = getelementptr inbounds i8, ptr %p, i64 %offset
%0 = load i8, ptr %add.ptr, align 1
%conv = sext i8 %0 to i128
%splat.splatinsert = insertelement <1 x i128> undef, i128 %conv, i32 0
ret <1 x i128> %splat.splatinsert
}
define dso_local <1 x i128> @vec_xl_sext_h(i64 %offset, ptr %p) {
; CHECK-LE-LABEL: vec_xl_sext_h:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: sldi r3, r3, 1
; CHECK-LE-NEXT: lhax r3, r4, r3
; CHECK-LE-NEXT: sradi r4, r3, 63
; CHECK-LE-NEXT: mtvsrdd v2, r4, r3
; CHECK-LE-NEXT: blr
;
; CHECK-LINUXBE-LABEL: vec_xl_sext_h:
; CHECK-LINUXBE: # %bb.0: # %entry
; CHECK-LINUXBE-NEXT: sldi r3, r3, 1
; CHECK-LINUXBE-NEXT: lhax r3, r4, r3
; CHECK-LINUXBE-NEXT: sradi r4, r3, 63
; CHECK-LINUXBE-NEXT: mtvsrdd v2, r4, r3
; CHECK-LINUXBE-NEXT: blr
;
; CHECK-O0-LABEL: vec_xl_sext_h:
; CHECK-O0: # %bb.0: # %entry
; CHECK-O0-NEXT: sldi r3, r3, 1
; CHECK-O0-NEXT: lhax r4, r4, r3
; CHECK-O0-NEXT: sradi r3, r4, 63
; CHECK-O0-NEXT: mtvsrdd v2, r3, r4
; CHECK-O0-NEXT: blr
;
; CHECK-AIXBE-LABEL: vec_xl_sext_h:
; CHECK-AIXBE: # %bb.0: # %entry
; CHECK-AIXBE-NEXT: sldi r3, r3, 1
; CHECK-AIXBE-NEXT: lhax r3, r4, r3
; CHECK-AIXBE-NEXT: sradi r4, r3, 63
; CHECK-AIXBE-NEXT: mtvsrdd v2, r4, r3
; CHECK-AIXBE-NEXT: blr
entry:
%add.ptr = getelementptr inbounds i16, ptr %p, i64 %offset
%0 = load i16, ptr %add.ptr, align 2
%conv = sext i16 %0 to i128
%splat.splatinsert = insertelement <1 x i128> undef, i128 %conv, i32 0
ret <1 x i128> %splat.splatinsert
}
define dso_local <1 x i128> @vec_xl_sext_w(i64 %offset, ptr %p) {
; CHECK-LE-LABEL: vec_xl_sext_w:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: sldi r3, r3, 2
; CHECK-LE-NEXT: lwax r3, r4, r3
; CHECK-LE-NEXT: sradi r4, r3, 63
; CHECK-LE-NEXT: mtvsrdd v2, r4, r3
; CHECK-LE-NEXT: blr
;
; CHECK-LINUXBE-LABEL: vec_xl_sext_w:
; CHECK-LINUXBE: # %bb.0: # %entry
; CHECK-LINUXBE-NEXT: sldi r3, r3, 2
; CHECK-LINUXBE-NEXT: lwax r3, r4, r3
; CHECK-LINUXBE-NEXT: sradi r4, r3, 63
; CHECK-LINUXBE-NEXT: mtvsrdd v2, r4, r3
; CHECK-LINUXBE-NEXT: blr
;
; CHECK-O0-LABEL: vec_xl_sext_w:
; CHECK-O0: # %bb.0: # %entry
; CHECK-O0-NEXT: sldi r3, r3, 2
; CHECK-O0-NEXT: lwax r4, r4, r3
; CHECK-O0-NEXT: sradi r3, r4, 63
; CHECK-O0-NEXT: mtvsrdd v2, r3, r4
; CHECK-O0-NEXT: blr
;
; CHECK-AIXBE-LABEL: vec_xl_sext_w:
; CHECK-AIXBE: # %bb.0: # %entry
; CHECK-AIXBE-NEXT: sldi r3, r3, 2
; CHECK-AIXBE-NEXT: lwax r3, r4, r3
; CHECK-AIXBE-NEXT: sradi r4, r3, 63
; CHECK-AIXBE-NEXT: mtvsrdd v2, r4, r3
; CHECK-AIXBE-NEXT: blr
entry:
%add.ptr = getelementptr inbounds i32, ptr %p, i64 %offset
%0 = load i32, ptr %add.ptr, align 4
%conv = sext i32 %0 to i128
%splat.splatinsert = insertelement <1 x i128> undef, i128 %conv, i32 0
ret <1 x i128> %splat.splatinsert
}
define dso_local <1 x i128> @vec_xl_sext_d(i64 %offset, ptr %p) {
; CHECK-LE-LABEL: vec_xl_sext_d:
; CHECK-LE: # %bb.0: # %entry
; CHECK-LE-NEXT: sldi r3, r3, 3
; CHECK-LE-NEXT: ldx r3, r4, r3
; CHECK-LE-NEXT: sradi r4, r3, 63
; CHECK-LE-NEXT: mtvsrdd v2, r4, r3
; CHECK-LE-NEXT: blr
;
; CHECK-LINUXBE-LABEL: vec_xl_sext_d:
; CHECK-LINUXBE: # %bb.0: # %entry
; CHECK-LINUXBE-NEXT: sldi r3, r3, 3
; CHECK-LINUXBE-NEXT: ldx r3, r4, r3
; CHECK-LINUXBE-NEXT: sradi r4, r3, 63
; CHECK-LINUXBE-NEXT: mtvsrdd v2, r4, r3
; CHECK-LINUXBE-NEXT: blr
;
; CHECK-O0-LABEL: vec_xl_sext_d:
; CHECK-O0: # %bb.0: # %entry
; CHECK-O0-NEXT: sldi r3, r3, 3
; CHECK-O0-NEXT: ldx r4, r4, r3
; CHECK-O0-NEXT: sradi r3, r4, 63
; CHECK-O0-NEXT: mtvsrdd v2, r3, r4
; CHECK-O0-NEXT: blr
;
; CHECK-AIXBE-LABEL: vec_xl_sext_d:
; CHECK-AIXBE: # %bb.0: # %entry
; CHECK-AIXBE-NEXT: sldi r3, r3, 3
; CHECK-AIXBE-NEXT: ldx r3, r4, r3
; CHECK-AIXBE-NEXT: sradi r4, r3, 63
; CHECK-AIXBE-NEXT: mtvsrdd v2, r4, r3
; CHECK-AIXBE-NEXT: blr
entry:
%add.ptr = getelementptr inbounds i64, ptr %p, i64 %offset
%0 = load i64, ptr %add.ptr, align 8
%conv = sext i64 %0 to i128
%splat.splatinsert = insertelement <1 x i128> undef, i128 %conv, i32 0
ret <1 x i128> %splat.splatinsert
}