d226f1b161
Regenerate checks after two recent commits that caused extra stuff to be added at the end of assembly lines, so the existing checks did not fail. - #179414 added "nv" to loads and stores on GFX1250. - #185774 added "msbs" comments on setreg instructions.
60 lines
2.4 KiB
LLVM
60 lines
2.4 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
|
|
; RUN: llc -global-isel=0 -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1250 %s -o - | FileCheck -check-prefixes=GCN %s
|
|
; xUN: llc -global-isel=1 -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1250 %s -o - | FileCheck -check-prefix=GCN %s
|
|
|
|
; FIXME: GlobalISel does not work with bf16
|
|
|
|
declare bfloat @llvm.cos.bf16(bfloat) #0
|
|
|
|
define amdgpu_kernel void @cos_bf16(ptr addrspace(1) %out, bfloat %src) #1 {
|
|
; GCN-LABEL: cos_bf16:
|
|
; GCN: ; %bb.0:
|
|
; GCN-NEXT: s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 25, 1), 1 ; msbs: dst=0 src0=0 src1=0 src2=0
|
|
; GCN-NEXT: s_load_b96 s[0:2], s[4:5], 0x0 nv
|
|
; GCN-NEXT: s_mov_b32 s3, 0x3e230000
|
|
; GCN-NEXT: v_mov_b32_e32 v1, 0
|
|
; GCN-NEXT: s_wait_kmcnt 0x0
|
|
; GCN-NEXT: s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 2, 2), 0 ; msbs: dst=0 src0=0 src1=0 src2=0
|
|
; GCN-NEXT: v_fma_mixlo_bf16 v0, s2, s3, 0 op_sel_hi:[1,0,0]
|
|
; GCN-NEXT: s_delay_alu instid0(VALU_DEP_1)
|
|
; GCN-NEXT: v_cos_bf16_e32 v0, v0
|
|
; GCN-NEXT: global_store_b16 v1, v0, s[0:1]
|
|
; GCN-NEXT: s_endpgm
|
|
%cos = call bfloat @llvm.cos.bf16(bfloat %src) #0
|
|
store bfloat %cos, ptr addrspace(1) %out, align 2
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @cos_bf16_constant_4(ptr addrspace(1) %out) #1 {
|
|
; GCN-LABEL: cos_bf16_constant_4:
|
|
; GCN: ; %bb.0:
|
|
; GCN-NEXT: s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 25, 1), 1 ; msbs: dst=0 src0=0 src1=0 src2=0
|
|
; GCN-NEXT: s_load_b64 s[0:1], s[4:5], 0x0 nv
|
|
; GCN-NEXT: v_cos_bf16_e32 v0, 0x3f23
|
|
; GCN-NEXT: v_mov_b32_e32 v1, 0
|
|
; GCN-NEXT: s_wait_kmcnt 0x0
|
|
; GCN-NEXT: global_store_b16 v1, v0, s[0:1]
|
|
; GCN-NEXT: s_endpgm
|
|
%cos = call bfloat @llvm.cos.bf16(bfloat 4.0) #0
|
|
store bfloat %cos, ptr addrspace(1) %out, align 2
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @cos_bf16_constant_100(ptr addrspace(1) %out) #1 {
|
|
; GCN-LABEL: cos_bf16_constant_100:
|
|
; GCN: ; %bb.0:
|
|
; GCN-NEXT: s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 25, 1), 1 ; msbs: dst=0 src0=0 src1=0 src2=0
|
|
; GCN-NEXT: s_load_b64 s[0:1], s[4:5], 0x0 nv
|
|
; GCN-NEXT: v_cos_bf16_e32 v0, 0x417f
|
|
; GCN-NEXT: v_mov_b32_e32 v1, 0
|
|
; GCN-NEXT: s_wait_kmcnt 0x0
|
|
; GCN-NEXT: global_store_b16 v1, v0, s[0:1]
|
|
; GCN-NEXT: s_endpgm
|
|
%cos = call bfloat @llvm.cos.bf16(bfloat 100.0) #0
|
|
store bfloat %cos, ptr addrspace(1) %out, align 2
|
|
ret void
|
|
}
|
|
|
|
attributes #0 = { nounwind readnone }
|
|
attributes #1 = { nounwind }
|