Bradley Smith 026bb84bcd [AArch64][SVE] Add ISel patterns for floating point compare with zero instructions
Additionally, lower the floating point compare SVE intrinsics to
SETCC_MERGE_ZERO ISD nodes to avoid duplicating ISel patterns.

Differential Revision: https://reviews.llvm.org/D105486
2021-07-08 10:46:12 +00:00
..
2021-07-07 10:21:07 +01:00
2021-05-25 08:19:13 -07:00
2021-07-07 10:21:07 +01:00
2021-07-07 10:21:07 +01:00