shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/Transforms/LoopVectorize/AArch64/scalar_interleave.ll
Nikita Popov 2fab927546 [LoopVectorize] Convert some tests to opaque pointers (NFC) 
Check lines for some of these tests were regenerated. The difference
is that with opaque pointers SCEVExpander always emits i8 GEPs,
making the address calculation explicit. This is a known problem
that will be solved long term by making all address calculations
explicit.
2023-01-04 17:25:42 +01:00

170 lines
9.4 KiB
LLVM
Raw Blame History

; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -passes=loop-vectorize -S -o - < %s | FileCheck %s
; RUN: opt -passes=loop-vectorize -prefer-predicate-over-epilogue=predicate-else-scalar-epilogue -S -o - < %s | FileCheck %s
target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
target triple = "aarch64-arm-none-eabi"
; This test is not vectorized on AArch64 due to requiring predicated loads.
; It should also not be interleaved as the predicated interleaving will just
; create less efficient code.
define void @arm_correlate_f16(ptr nocapture noundef readonly %pSrcA, i32 noundef %srcALen, ptr nocapture noundef readonly %pSrcB, i32 noundef %srcBLen, ptr nocapture noundef writeonly %pDst) {
; CHECK-LABEL: @arm_correlate_f16(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[SUB:%.*]] = add i32 [[SRCBLEN:%.*]], -1
; CHECK-NEXT: [[IDX_EXT:%.*]] = zext i32 [[SUB]] to i64
; CHECK-NEXT: [[ADD_PTR:%.*]] = getelementptr inbounds half, ptr [[PSRCB:%.*]], i64 [[IDX_EXT]]
; CHECK-NEXT: [[ADD:%.*]] = add i32 [[SRCALEN:%.*]], -2
; CHECK-NEXT: [[SUB1:%.*]] = add i32 [[ADD]], [[SRCBLEN]]
; CHECK-NEXT: [[CMP:%.*]] = icmp ugt i32 [[SRCALEN]], [[SRCBLEN]]
; CHECK-NEXT: br i1 [[CMP]], label [[IF_THEN:%.*]], label [[IF_ELSE:%.*]]
; CHECK: if.then:
; CHECK-NEXT: [[SUB2:%.*]] = sub i32 [[SRCALEN]], [[SRCBLEN]]
; CHECK-NEXT: [[IDX_EXT3:%.*]] = zext i32 [[SUB2]] to i64
; CHECK-NEXT: [[ADD_PTR4:%.*]] = getelementptr inbounds half, ptr [[PDST:%.*]], i64 [[IDX_EXT3]]
; CHECK-NEXT: br label [[IF_END12:%.*]]
; CHECK: if.else:
; CHECK-NEXT: [[CMP5:%.*]] = icmp ult i32 [[SRCALEN]], [[SRCBLEN]]
; CHECK-NEXT: br i1 [[CMP5]], label [[IF_THEN6:%.*]], label [[IF_END12]]
; CHECK: if.then6:
; CHECK-NEXT: [[SUB7:%.*]] = add i32 [[SRCALEN]], -1
; CHECK-NEXT: [[IDX_EXT8:%.*]] = zext i32 [[SUB7]] to i64
; CHECK-NEXT: [[ADD_PTR9:%.*]] = getelementptr inbounds half, ptr [[PSRCA:%.*]], i64 [[IDX_EXT8]]
; CHECK-NEXT: [[IDX_EXT10:%.*]] = zext i32 [[SUB1]] to i64
; CHECK-NEXT: [[ADD_PTR11:%.*]] = getelementptr inbounds half, ptr [[PDST]], i64 [[IDX_EXT10]]
; CHECK-NEXT: br label [[IF_END12]]
; CHECK: if.end12:
; CHECK-NEXT: [[SRCALEN_ADDR_0:%.*]] = phi i32 [ [[SRCALEN]], [[IF_THEN]] ], [ [[SRCBLEN]], [[IF_THEN6]] ], [ [[SRCALEN]], [[IF_ELSE]] ]
; CHECK-NEXT: [[SRCBLEN_ADDR_0:%.*]] = phi i32 [ [[SRCBLEN]], [[IF_THEN]] ], [ [[SRCALEN]], [[IF_THEN6]] ], [ [[SRCBLEN]], [[IF_ELSE]] ]
; CHECK-NEXT: [[PDST_ADDR_0:%.*]] = phi ptr [ [[ADD_PTR4]], [[IF_THEN]] ], [ [[ADD_PTR11]], [[IF_THEN6]] ], [ [[PDST]], [[IF_ELSE]] ]
; CHECK-NEXT: [[PIN1_0:%.*]] = phi ptr [ [[PSRCA]], [[IF_THEN]] ], [ [[PSRCB]], [[IF_THEN6]] ], [ [[PSRCA]], [[IF_ELSE]] ]
; CHECK-NEXT: [[PIN2_0:%.*]] = phi ptr [ [[ADD_PTR]], [[IF_THEN]] ], [ [[ADD_PTR9]], [[IF_THEN6]] ], [ [[ADD_PTR]], [[IF_ELSE]] ]
; CHECK-NEXT: [[CMP27:%.*]] = phi i64 [ 1, [[IF_THEN]] ], [ -1, [[IF_THEN6]] ], [ 1, [[IF_ELSE]] ]
; CHECK-NEXT: [[TMP0:%.*]] = add i32 [[SRCBLEN]], [[SRCALEN]]
; CHECK-NEXT: [[TMP1:%.*]] = add i32 [[TMP0]], -1
; CHECK-NEXT: br label [[FOR_COND14_PREHEADER:%.*]]
; CHECK: for.cond14.preheader:
; CHECK-NEXT: [[INDVARS_IV:%.*]] = phi i32 [ 1, [[IF_END12]] ], [ [[INDVARS_IV_NEXT:%.*]], [[FOR_END:%.*]] ]
; CHECK-NEXT: [[I_077:%.*]] = phi i32 [ 0, [[IF_END12]] ], [ [[INC33:%.*]], [[FOR_END]] ]
; CHECK-NEXT: [[PDST_ADDR_176:%.*]] = phi ptr [ [[PDST_ADDR_0]], [[IF_END12]] ], [ [[PDST_ADDR_2:%.*]], [[FOR_END]] ]
; CHECK-NEXT: br label [[FOR_BODY16:%.*]]
; CHECK: for.body16:
; CHECK-NEXT: [[J_074:%.*]] = phi i32 [ 0, [[FOR_COND14_PREHEADER]] ], [ [[INC:%.*]], [[FOR_INC:%.*]] ]
; CHECK-NEXT: [[SUM_073:%.*]] = phi half [ 0xH0000, [[FOR_COND14_PREHEADER]] ], [ [[SUM_1:%.*]], [[FOR_INC]] ]
; CHECK-NEXT: [[SUB17:%.*]] = sub i32 [[I_077]], [[J_074]]
; CHECK-NEXT: [[CMP18:%.*]] = icmp ult i32 [[SUB17]], [[SRCBLEN_ADDR_0]]
; CHECK-NEXT: [[CMP19:%.*]] = icmp ult i32 [[J_074]], [[SRCALEN_ADDR_0]]
; CHECK-NEXT: [[OR_COND:%.*]] = and i1 [[CMP19]], [[CMP18]]
; CHECK-NEXT: br i1 [[OR_COND]], label [[IF_THEN20:%.*]], label [[FOR_INC]]
; CHECK: if.then20:
; CHECK-NEXT: [[IDXPROM:%.*]] = zext i32 [[J_074]] to i64
; CHECK-NEXT: [[ARRAYIDX:%.*]] = getelementptr inbounds half, ptr [[PIN1_0]], i64 [[IDXPROM]]
; CHECK-NEXT: [[TMP2:%.*]] = load half, ptr [[ARRAYIDX]], align 2
; CHECK-NEXT: [[SUB22:%.*]] = sub nsw i32 0, [[SUB17]]
; CHECK-NEXT: [[IDXPROM23:%.*]] = sext i32 [[SUB22]] to i64
; CHECK-NEXT: [[ARRAYIDX24:%.*]] = getelementptr inbounds half, ptr [[PIN2_0]], i64 [[IDXPROM23]]
; CHECK-NEXT: [[TMP3:%.*]] = load half, ptr [[ARRAYIDX24]], align 2
; CHECK-NEXT: [[MUL:%.*]] = fmul fast half [[TMP3]], [[TMP2]]
; CHECK-NEXT: [[ADD25:%.*]] = fadd fast half [[MUL]], [[SUM_073]]
; CHECK-NEXT: br label [[FOR_INC]]
; CHECK: for.inc:
; CHECK-NEXT: [[SUM_1]] = phi half [ [[ADD25]], [[IF_THEN20]] ], [ [[SUM_073]], [[FOR_BODY16]] ]
; CHECK-NEXT: [[INC]] = add nuw i32 [[J_074]], 1
; CHECK-NEXT: [[EXITCOND:%.*]] = icmp eq i32 [[INC]], [[INDVARS_IV]]
; CHECK-NEXT: br i1 [[EXITCOND]], label [[FOR_END]], label [[FOR_BODY16]]
; CHECK: for.end:
; CHECK-NEXT: [[SUM_1_LCSSA:%.*]] = phi half [ [[SUM_1]], [[FOR_INC]] ]
; CHECK-NEXT: [[PDST_ADDR_2]] = getelementptr inbounds half, ptr [[PDST_ADDR_176]], i64 [[CMP27]]
; CHECK-NEXT: store half [[SUM_1_LCSSA]], ptr [[PDST_ADDR_176]], align 2
; CHECK-NEXT: [[INC33]] = add nuw i32 [[I_077]], 1
; CHECK-NEXT: [[INDVARS_IV_NEXT]] = add i32 [[INDVARS_IV]], 1
; CHECK-NEXT: [[EXITCOND78_NOT:%.*]] = icmp eq i32 [[INC33]], [[TMP1]]
; CHECK-NEXT: br i1 [[EXITCOND78_NOT]], label [[FOR_END34:%.*]], label [[FOR_COND14_PREHEADER]]
; CHECK: for.end34:
; CHECK-NEXT: ret void
;
entry:
%sub = add i32 %srcBLen, -1
%idx.ext = zext i32 %sub to i64
%add.ptr = getelementptr inbounds half, ptr %pSrcB, i64 %idx.ext
%add = add i32 %srcALen, -2
%sub1 = add i32 %add, %srcBLen
%cmp = icmp ugt i32 %srcALen, %srcBLen
br i1 %cmp, label %if.then, label %if.else
if.then: ; preds = %entry
%sub2 = sub i32 %srcALen, %srcBLen
%idx.ext3 = zext i32 %sub2 to i64
%add.ptr4 = getelementptr inbounds half, ptr %pDst, i64 %idx.ext3
br label %if.end12
if.else: ; preds = %entry
%cmp5 = icmp ult i32 %srcALen, %srcBLen
br i1 %cmp5, label %if.then6, label %if.end12
if.then6: ; preds = %if.else
%sub7 = add i32 %srcALen, -1
%idx.ext8 = zext i32 %sub7 to i64
%add.ptr9 = getelementptr inbounds half, ptr %pSrcA, i64 %idx.ext8
%idx.ext10 = zext i32 %sub1 to i64
%add.ptr11 = getelementptr inbounds half, ptr %pDst, i64 %idx.ext10
br label %if.end12
if.end12: ; preds = %if.else, %if.then6, %if.then
%srcALen.addr.0 = phi i32 [ %srcALen, %if.then ], [ %srcBLen, %if.then6 ], [ %srcALen, %if.else ]
%srcBLen.addr.0 = phi i32 [ %srcBLen, %if.then ], [ %srcALen, %if.then6 ], [ %srcBLen, %if.else ]
%pDst.addr.0 = phi ptr [ %add.ptr4, %if.then ], [ %add.ptr11, %if.then6 ], [ %pDst, %if.else ]
%pIn1.0 = phi ptr [ %pSrcA, %if.then ], [ %pSrcB, %if.then6 ], [ %pSrcA, %if.else ]
%pIn2.0 = phi ptr [ %add.ptr, %if.then ], [ %add.ptr9, %if.then6 ], [ %add.ptr, %if.else ]
%cmp27 = phi i64 [ 1, %if.then ], [ -1, %if.then6 ], [ 1, %if.else ]
%0 = add i32 %srcBLen, %srcALen
%1 = add i32 %0, -1
br label %for.cond14.preheader
for.cond14.preheader: ; preds = %if.end12, %for.end
%indvars.iv = phi i32 [ 1, %if.end12 ], [ %indvars.iv.next, %for.end ]
%i.077 = phi i32 [ 0, %if.end12 ], [ %inc33, %for.end ]
%pDst.addr.176 = phi ptr [ %pDst.addr.0, %if.end12 ], [ %pDst.addr.2, %for.end ]
br label %for.body16
for.body16: ; preds = %for.cond14.preheader, %for.inc
%j.074 = phi i32 [ 0, %for.cond14.preheader ], [ %inc, %for.inc ]
%sum.073 = phi half [ 0xH0000, %for.cond14.preheader ], [ %sum.1, %for.inc ]
%sub17 = sub i32 %i.077, %j.074
%cmp18 = icmp ult i32 %sub17, %srcBLen.addr.0
%cmp19 = icmp ult i32 %j.074, %srcALen.addr.0
%or.cond = and i1 %cmp19, %cmp18
br i1 %or.cond, label %if.then20, label %for.inc
if.then20: ; preds = %for.body16
%idxprom = zext i32 %j.074 to i64
%arrayidx = getelementptr inbounds half, ptr %pIn1.0, i64 %idxprom
%2 = load half, ptr %arrayidx, align 2
%sub22 = sub nsw i32 0, %sub17
%idxprom23 = sext i32 %sub22 to i64
%arrayidx24 = getelementptr inbounds half, ptr %pIn2.0, i64 %idxprom23
%3 = load half, ptr %arrayidx24, align 2
%mul = fmul fast half %3, %2
%add25 = fadd fast half %mul, %sum.073
br label %for.inc
for.inc: ; preds = %for.body16, %if.then20
%sum.1 = phi half [ %add25, %if.then20 ], [ %sum.073, %for.body16 ]
%inc = add nuw i32 %j.074, 1
%exitcond = icmp eq i32 %inc, %indvars.iv
br i1 %exitcond, label %for.end, label %for.body16
for.end: ; preds = %for.inc
%sum.1.lcssa = phi half [ %sum.1, %for.inc ]
%pDst.addr.2 = getelementptr inbounds half, ptr %pDst.addr.176, i64 %cmp27
store half %sum.1.lcssa, ptr %pDst.addr.176, align 2
%inc33 = add nuw i32 %i.077, 1
%indvars.iv.next = add i32 %indvars.iv, 1
%exitcond78.not = icmp eq i32 %inc33, %1
br i1 %exitcond78.not, label %for.end34, label %for.cond14.preheader
for.end34: ; preds = %for.end
ret void
}
Reference in New Issue View Git Blame Copy Permalink