This website requires JavaScript.
Explore
Help
Sign In
shylie
/
llvm-project
Watch
1
Star
0
Fork
0
You've already forked llvm-project
Code
Issues
Pull Requests
Actions
6
Packages
Projects
Releases
Wiki
Activity
llvm-project
/
llvm
/
test
/
Transforms
/
LoopVectorize
/
PowerPC
History
Florian Hahn
a8ec1eb843
[VPlan] Dont assign slots to VPValues with an underlying value.
...
This makes sure the numbering for VPValues without underlying values is consecutive.
2024-04-09 21:30:51 +01:00
..
interleave_IC.ll
…
interleaved-pointer-runtime-check-unprofitable.ll
…
large-loop-rdx.ll
…
lit.local.cfg
…
massv-altivec.ll
…
massv-calls.ll
…
massv-nobuiltin.ll
…
massv-unsupported.ll
…
optimal-epilog-vectorization-profitability.ll
…
optimal-epilog-vectorization.ll
…
pr30990.ll
…
pr41179.ll
…
predcost.ll
…
reg-usage.ll
…
small-loop-rdx.ll
…
stride-vectorization.ll
…
vectorize-bswap.ll
…
vectorize-force-tail-with-evl.ll
…
vectorize-only-for-real.ll
…
vplan-force-tail-with-evl.ll
[VPlan] Dont assign slots to VPValues with an underlying value.
2024-04-09 21:30:51 +01:00
vsx-tsvc-s173.ll
…
widened-massv-call.ll
…
widened-massv-vfabi-attr.ll
…