shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Matt Arsenault 07f904befb AMDGPU: Correct DS implementation of areLoadsFromSameBasePtr 
This was checking the wrong operands for the base register and the
offsets. The indexes are shifted by the number of output registers
from the machine instruction definition, and the chain is moved to the
end.

llvm-svn: 355722
2019-03-08 20:30:50 +00:00
..
AArch64
[AArch64] Improve FP16 instruction selection for vector round and vector conver from half instructions
2019-03-06 20:30:06 +00:00
AMDGPU
AMDGPU: Correct DS implementation of areLoadsFromSameBasePtr
2019-03-08 20:30:50 +00:00
ARC
…
ARM
[LSR] Attempt to increase the accuracy of LSR's setup cost
2019-03-07 13:44:40 +00:00
AVR
…
BPF
[BPF] Do not generate BTF sections unnecessarily
2019-03-05 01:01:21 +00:00
Generic
…
Hexagon
[LSR] Attempt to increase the accuracy of LSR's setup cost
2019-03-07 13:44:40 +00:00
Inputs
…
Lanai
…
Mips
[MIPS GlobalISel] Fix mul operands
2019-03-07 13:28:29 +00:00
MIR
[X86] Add FPCW as an implicit use on floating point load instructions.
2019-02-08 20:50:09 +00:00
MSP430
Enable integrated assembler on MSP430 by default.
2019-02-05 18:01:45 +00:00
NVPTX
[Codegen] fix typos in test case
2019-03-02 08:03:59 +00:00
PowerPC
[PowerPC] Use real pointers instead of undef
2019-03-06 18:49:39 +00:00
RISCV
[RISCV] Re-organise calling convention tests
2019-02-19 13:47:19 +00:00
SPARC
…
SystemZ
[DAGCombiner][X86][SystemZ][AArch64] Combine some cases of (bitcast (build_vector constants)) between legalize types and legalize dag.
2019-03-04 19:12:16 +00:00
Thumb
[Thumb] Add some integer abs testcases for different typesizes.
2019-03-01 12:08:50 +00:00
Thumb2
[ARM] Add some missing thumb1 opcodes to enable peephole optimisation of CMPs
2019-02-22 12:23:31 +00:00
WebAssembly
[WebAssembly] Disable MachineBlockPlacement pass
2019-03-05 20:35:34 +00:00
WinCFGuard
…
WinEH
Fix invalid target triples in tests. (NFC)
2019-03-04 23:37:41 +00:00
X86
[DAGCombiner] fold (add (add (xor a, -1), b), 1) -> (sub b, a)
2019-03-08 19:39:32 +00:00
XCore
…