Sam Parker 08decd20a9

[WebAssembly] load_zero to initialise build_vector (#100610) ...

Instead of splatting a single lane, to initialise a build_vector, lower
to scalar_to_vector which can be selected to load_zero.

Also add load_zero and load_lane patterns for f32x4 and f64x2.

2024-08-02 10:11:21 +01:00

..

AArch64

[AArch64] Lower alias mask to a whilewr (#100769)

2024-08-02 09:42:00 +01:00

AMDGPU

AMDGPU: Handle remote/fine-grained memory in atomicrmw fmin/fmax lowering (#96759)

2024-08-01 22:08:01 +04:00

ARC

…

ARM

[CodeGen] Merge lowerConstantIntrinsics into pre-isel lowering (#97727)

2024-08-01 17:44:32 +02:00

AVR

…

BPF

[BPF] Fix linking issues in static map initializers (#91310)

2024-07-05 07:32:09 -07:00

CSKY

…

DirectX

[DirectX] Rename backend DXIL resource analysis passes to DXILResourceMD*. NFC

2024-07-31 17:29:15 -07:00

Generic

CodeGen: Remove -disable-debug-info-print cl::opt (#100319)

2024-07-25 16:39:39 +04:00

Hexagon

[Hexagon] Fix concat lowering for HVX for 64B vector length (#98318)

2024-08-01 11:12:47 -05:00

Inputs

…

Lanai

…

LoongArch

[LoongArch] Align stack objects passed to memory intrinsics (#101309)

2024-08-02 11:28:03 +08:00

M68k

[M68k] Fix compilation pipeline check

2024-08-01 20:08:03 -04:00

Mips

…

MIR

Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)

2024-07-15 11:51:44 +04:00

MLRegAlloc

…

MSP430

…

NVPTX

[NVPTX][NFC] Remove unneeded declarations in test (#101167)

2024-08-01 13:45:14 +01:00

PowerPC

[CodeGen] Merge lowerConstantIntrinsics into pre-isel lowering (#97727)

2024-08-01 17:44:32 +02:00

RISCV

[CodeGen] Merge lowerConstantIntrinsics into pre-isel lowering (#97727)

2024-08-01 17:44:32 +02:00

SPARC

[Sparc] Remove custom lowering for ADD[CE] / SUB[CE] (#100861)

2024-07-28 18:22:40 +03:00

SPIRV

[SPIRV][HLSL] Add lowering of frac to SPIR-V (#97111)

2024-07-23 14:03:39 -04:00

SystemZ

[SystemZ][z/OS] Fix incorrect codegen for ADA_ENTRY pseudo instruction (#101415)

2024-08-01 13:23:49 -04:00

Thumb

[SelectionDAG] Expand [US]CMP using arithmetic on boolean values instead of selects (#98774)

2024-07-16 20:56:18 +01:00

Thumb2

[DAG] Add users of operand of simplified extract_vector_elt to worklist (#100074)

2024-07-23 16:34:09 +01:00

VE

[DAGCombiner] Freeze maybe poison operands when folding select to logic (#84924)

2024-07-22 17:19:46 +02:00

WebAssembly

[WebAssembly] load_zero to initialise build_vector (#100610)

2024-08-02 10:11:21 +01:00

WinCFGuard

…

WinEH

…

X86

Revert "[X86][AVX10.2] Support AVX10.2 option and VMPSADBW/VADDP[D,H,S] new instructions" (#101612)

2024-08-02 13:04:10 +08:00

XCore

…

Xtensa

[Xtensa] Implement lowering SELECT_CC, SETCC. (#97017)

2024-07-11 09:46:24 +02:00