
This PR replaces the `default` clause with the `otherwise` clause for the `metadirective` in OpenMP. The `otherwise` clause serves as a fallback condition when no directive from the when clauses is selected. In the `when` clause, context selectors define traits evaluated to determine the directive to be applied. The previous merge was reverted due to a failing test case, which has now been resolved. --------- Co-authored-by: urvi-rav <urvi.rav@hpe.com>
199 lines
8.0 KiB
C++
199 lines
8.0 KiB
C++
// RUN: %clang_cc1 -verify -fopenmp -x c++ -triple x86_64-unknown-linux -emit-llvm %s -o - | FileCheck %s
|
|
// expected-no-diagnostics
|
|
|
|
#ifndef HEADER
|
|
#define HEADER
|
|
|
|
void func1() {
|
|
|
|
#pragma omp metadirective when(user = {condition(0)} \
|
|
: parallel for)
|
|
for (int i = 0; i < 100; i++)
|
|
;
|
|
|
|
#pragma omp metadirective when(user = {condition(0)} \
|
|
: parallel for) \
|
|
when(implementation = {extension(match_none)} \
|
|
: parallel) default(parallel for)
|
|
|
|
for (int i = 0; i < 100; i++)
|
|
;
|
|
|
|
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @_Z5func1v()
|
|
// CHECK: entry
|
|
// CHECK-NEXT: [[I:%.*]] = alloca i32, align 4
|
|
// CHECK-NEXT: store i32 0, ptr [[I]], align 4
|
|
// CHECK-NEXT: br label %[[FOR_COND:.*]]
|
|
// CHECK: [[FOR_COND]]:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i32, ptr [[I]], align 4
|
|
// CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[TMP0]], 100
|
|
// CHECK-NEXT: br i1 [[CMP]], label %[[FOR_BODY:.*]], label %[[FOR_END:.*]]
|
|
// CHECK: [[FOR_BODY]]:
|
|
// CHECK-NEXT: br label %[[FOR_INC:.*]]
|
|
// CHECK: [[FOR_INC]]:
|
|
// CHECK-NEXT: [[TMP1:%.*]] = load i32, ptr [[I]], align 4
|
|
// CHECK-NEXT: [[INC:%.*]] = add nsw i32 [[TMP1]], 1
|
|
// CHECK-NEXT: store i32 [[INC]], ptr [[I]], align 4
|
|
// CHECK-NEXT: br label %[[FOR_COND]], !llvm.loop [[LOOP3:![0-9]+]]
|
|
// CHECK: [[FOR_END]]:
|
|
// CHECK-NEXT: call void (ptr, i32, ptr, ...) @__kmpc_fork_call(ptr @1, i32 0, ptr @_Z5func1v.omp_outlined)
|
|
// CHECK-NEXT: ret void
|
|
// CHECK-NEXT: }
|
|
|
|
// CHECK-LABEL: define internal void @_Z5func1v.omp_outlined
|
|
// CHECK-SAME: (ptr noalias noundef [[DOTGLOBAL_TID_:%.*]],
|
|
// CHECK-SAME: ptr noalias noundef [[DOTBOUND_TID_:%.*]])
|
|
// CHECK-NEXT: entry
|
|
// CHECK-NEXT: [[GLOB_TID__ADDR:%.*]] = alloca ptr, align 8
|
|
// CHECK-NEXT: [[BOUND_TID__ADDR:%.*]] = alloca ptr, align 8
|
|
// CHECK-NEXT: [[I:%.*]] = alloca i32, align 4
|
|
// CHECK-NEXT: store ptr [[DOTGLOBAL_TID_]], ptr [[GLOB_TID__ADDR]], align 8
|
|
// CHECK-NEXT: store ptr [[DOTBOUND_TID_]], ptr [[BOUND_TID__ADDR]], align 8
|
|
// CHECK-NEXT: store i32 0, ptr [[I]], align 4
|
|
// CHECK-NEXT: br label %for.cond
|
|
// CHECK:for.cond:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i32, ptr [[I]], align 4
|
|
// CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[TMP0]], 100
|
|
// CHECK-NEXT: br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END:%.*]]
|
|
// CHECK:for.body:
|
|
// CHECK-NEXT: br label [[FOR_INC:%.*]]
|
|
// CHECK:for.inc:
|
|
// CHECK-NEXT: [[TMP1:%.*]] = load i32, ptr [[I]], align 4
|
|
// CHECK-NEXT: [[INC:%.*]] = add nsw i32 [[TMP1]], 1
|
|
// CHECK-NEXT: store i32 [[INC]], ptr [[I]], align 4
|
|
// CHECK-NEXT: br label [[FOR_COND:%.*]]
|
|
// CHECK:for.end:
|
|
// CHECK-NEXT: ret void
|
|
// CHECK-NEXT:}
|
|
|
|
void func2() {
|
|
|
|
#pragma omp metadirective when(user = {condition(1)} \
|
|
: parallel for)
|
|
for (int i = 0; i < 100; i++)
|
|
;
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @_Z5func2v()
|
|
// CHECK: entry
|
|
// CHECK-NEXT: call void (ptr, i32, ptr, ...) @__kmpc_fork_call(ptr @[[GLOB2:[0-9]+]], i32 0, ptr @_Z5func2v.omp_outlined)
|
|
// CHECK-NEXT: ret void
|
|
// CHECK-NEXT: }
|
|
|
|
// CHECK-LABEL: define internal void @_Z5func2v.omp_outlined
|
|
// CHECK-SAME: (ptr noalias noundef [[DOTGLOBAL_TID_:%.*]],
|
|
// CHECK-SAME: ptr noalias noundef [[DOTBOUND_TID_:%.*]])
|
|
// CHECK-NEXT: entry
|
|
// CHECK-NEXT: [[GLOB_TID__ADDR:%.*]] = alloca ptr, align 8
|
|
// CHECK-NEXT: [[BOUND_TID__ADDR:%.*]] = alloca ptr, align 8
|
|
// CHECK: [[OMP_IV:%.*]] = alloca i32, align 4
|
|
// CHECK-NEXT: [[TMP:%.*]] = alloca i32, align 4
|
|
// CHECK-NEXT: [[OMP_LB:%.*]] = alloca i32, align 4
|
|
// CHECK-NEXT: [[OMP_UB:%.*]] = alloca i32, align 4
|
|
// CHECK-NEXT: [[OMP_STRIDE:%.*]] = alloca i32, align 4
|
|
// CHECK-NEXT: [[OMP_IS_LAST:%.*]] = alloca i32, align 4
|
|
// CHECK-NEXT: [[I:%.*]] = alloca i32, align 4
|
|
// CHECK-NEXT: store ptr [[DOTGLOBAL_TID_]], ptr [[GLOB_TID__ADDR]], align 8
|
|
// CHECK-NEXT: store ptr [[DOTBOUND_TID_]], ptr [[BOUND_TID__ADDR]], align 8
|
|
// CHECK: store i32 0, ptr [[OMP_LB:%.*]], align 4
|
|
// CHECK-NEXT: store i32 99, ptr [[OMP_UB:%.*]], align 4
|
|
// CHECK-NEXT: store i32 1, ptr [[OMP_STRIDE:%.*]], align 4
|
|
// CHECK-NEXT: store i32 0, ptr [[OMP_IS_LAST:%.*]], align 4
|
|
// CHECK-NEXT: [[TID_PTR:%.*]] = load ptr, ptr [[GLOBAL_TID_ADDR:%.*]], align 8
|
|
// CHECK-NEXT: [[TID_VAL:%.*]] = load i32, ptr [[TID_PTR]], align 4
|
|
// CHECK-NEXT: call void @__kmpc_for_static_init_4(ptr @2, i32 [[TID_VAL]], i32 34, ptr [[OMP_IS_LAST]], ptr [[OMP_LB]], ptr [[OMP_UB]], ptr [[OMP_STRIDE]], i32 1, i32 1)
|
|
// CHECK-NEXT: [[UB_VAL:%.*]] = load i32, ptr [[OMP_UB]], align 4
|
|
// CHECK-NEXT: [[CMP:%.*]] = icmp sgt i32 [[UB_VAL]], 99
|
|
// CHECK-NEXT: br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
|
|
// CHECK: cond.true:
|
|
// CHECK-NEXT: br label [[COND_END:%.*]]
|
|
|
|
// CHECK:cond.false:
|
|
// CHECK-NEXT: [[UB_VAL:%.*]] = load i32, ptr [[OMP_UB:%.*]], align 4
|
|
// CHECK-NEXT: br label [[COND_END]]
|
|
|
|
// CHECK:cond.end:
|
|
// CHECK-NEXT: [[COND_PHI:%.*]] = phi i32 [ 99, [[COND_TRUE]] ], [ [[UB_VAL]], [[COND_FALSE]] ]
|
|
// CHECK-NEXT: store i32 [[COND_PHI]], ptr [[OMP_UB]], align 4
|
|
// CHECK-NEXT: [[LB_VAL:%.*]] = load i32, ptr [[OMP_LB]], align 4
|
|
// CHECK-NEXT: store i32 [[LB_VAL]], ptr [[OMP_IV]], align 4
|
|
// CHECK-NEXT: br label [[OMP_FOR_COND:%.*]]
|
|
|
|
// CHECK:omp.inner.for.cond:
|
|
// CHECK-NEXT: [[IV_VAL:%.*]] = load i32, ptr [[OMP_IV]], align 4
|
|
// CHECK-NEXT: [[UB_VAL2:%.*]] = load i32, ptr [[OMP_UB]], align 4
|
|
// CHECK-NEXT: [[CMP1:%.*]] = icmp sle i32 [[IV_VAL]], [[UB_VAL2]]
|
|
// CHECK-NEXT: br i1 [[CMP1]], label [[OMP_FOR_BODY:%.*]], label [[OMP_FOR_END:%.*]]
|
|
|
|
// CHECK:omp.inner.for.body:
|
|
// CHECK-NEXT: [[IV_VAL2:%.*]] = load i32, ptr [[OMP_IV]], align 4
|
|
// CHECK-NEXT: [[MUL:%.*]] = mul nsw i32 [[IV_VAL2]], 1
|
|
// CHECK-NEXT: [[ADD:%.*]] = add nsw i32 0, [[MUL]]
|
|
// CHECK-NEXT: store i32 [[ADD]], ptr [[I]], align 4
|
|
// CHECK-NEXT: br label [[OMP_BODY_CONTINUE:%.*]]
|
|
|
|
// CHECK:omp.body.continue:
|
|
// CHECK-NEXT: br label [[OMP_FOR_INC:%.*]]
|
|
|
|
// CHECK:omp.inner.for.inc:
|
|
// CHECK-NEXT: [[IV_VAL3:%.*]] = load i32, ptr [[OMP_IV]], align 4
|
|
// CHECK-NEXT: [[ADD2:%.*]] = add nsw i32 [[IV_VAL3]], 1
|
|
// CHECK-NEXT: store i32 [[ADD2]], ptr [[OMP_IV]], align 4
|
|
// CHECK-NEXT: br label [[OMP_FOR_COND]]
|
|
|
|
// CHECK:omp.inner.for.end:
|
|
// CHECK-NEXT: br label [[OMP_LOOP_EXIT:%.*]]
|
|
|
|
// CHECK:omp.loop.exit:
|
|
// CHECK-NEXT: call void @__kmpc_for_static_fini(ptr @2, i32 [[TID:%.*]])
|
|
// CHECK-NEXT: ret void
|
|
// CHECK-NEXT: }
|
|
|
|
void func3() {
|
|
#pragma omp metadirective when(user = {condition(0)} \
|
|
: parallel for) \
|
|
when(implementation = {extension(match_none)} \
|
|
: parallel) default(parallel for)
|
|
|
|
for (int i = 0; i < 100; i++)
|
|
;
|
|
|
|
}
|
|
|
|
// CHECK-LABEL: define dso_local void @_Z5func3v()
|
|
// CHECK: entry
|
|
// CHECK-NEXT: call void (ptr, i32, ptr, ...) @__kmpc_fork_call(ptr @1, i32 0, ptr @_Z5func3v.omp_outlined)
|
|
// CHECK-NEXT: ret void
|
|
// CHECK-NEXT: }
|
|
|
|
// CHECK-LABEL: define internal void @_Z5func3v.omp_outlined
|
|
// CHECK-SAME: (ptr noalias noundef [[DOTGLOBAL_TID_:%.*]],
|
|
// CHECK-SAME: ptr noalias noundef [[DOTBOUND_TID_:%.*]])
|
|
// CHECK-NEXT: entry
|
|
// CHECK-NEXT: [[GLOB_TID__ADDR:%.*]] = alloca ptr, align 8
|
|
// CHECK-NEXT: [[BOUND_TID__ADDR:%.*]] = alloca ptr, align 8
|
|
// CHECK-NEXT: [[I:%.*]] = alloca i32, align 4
|
|
// CHECK-NEXT: store ptr [[DOTGLOBAL_TID_]], ptr [[GLOB_TID__ADDR]], align 8
|
|
// CHECK-NEXT: store ptr [[DOTBOUND_TID_]], ptr [[BOUND_TID__ADDR]], align 8
|
|
// CHECK-NEXT: store i32 0, ptr [[I]], align 4
|
|
// CHECK-NEXT: br label %for.cond
|
|
// CHECK:for.cond:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = load i32, ptr [[I]], align 4
|
|
// CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[TMP0]], 100
|
|
// CHECK-NEXT: br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END:%.*]]
|
|
// CHECK:for.body:
|
|
// CHECK-NEXT: br label [[FOR_INC:%.*]]
|
|
// CHECK:for.inc:
|
|
// CHECK-NEXT: [[TMP1:%.*]] = load i32, ptr [[I]], align 4
|
|
// CHECK-NEXT: [[INC:%.*]] = add nsw i32 [[TMP1]], 1
|
|
// CHECK-NEXT: store i32 [[INC]], ptr [[I]], align 4
|
|
// CHECK-NEXT: br label [[FOR_COND:%.*]]
|
|
// CHECK:for.end:
|
|
// CHECK-NEXT: ret void
|
|
// CHECK-NEXT:}
|
|
|
|
#endif
|