Craig Topper 0367553304 [X86] Call lowerShuffleAsBitMask for 512-bit vectors in lowerShuffleAsBlend.
This patch enables the use of lowerShuffleAsBitMask for 512-bit blends before
falling back to move immedate, GPR to k-register, and masked op.

I had to make some changes to support v8i64 when i64 is not a legal type. And to
support floating point types.

This trades a load for the move immediate and GPR move which is higher latency.
But its probably better for register pressure not having to hop through other
register classes. The load+and should play better with LICM and
rematerialization I think.

Differential Revision: https://reviews.llvm.org/D59479

llvm-svn: 356618
2019-03-20 21:30:20 +00:00
..
2019-01-17 10:49:01 +00:00
2019-01-17 10:49:01 +00:00
2019-02-13 17:30:03 +00:00
2019-01-27 06:15:39 +00:00
2019-02-21 15:30:28 +00:00
2019-03-15 21:17:53 +00:00
2019-03-15 21:17:53 +00:00
2018-11-16 19:35:00 +00:00
2018-10-26 23:50:23 +00:00
2019-02-26 16:55:10 +00:00
2018-10-26 23:50:23 +00:00
2019-01-24 18:34:00 +00:00
2018-10-15 05:31:24 +00:00
2019-03-15 21:17:53 +00:00
2019-03-15 21:17:53 +00:00
2018-10-26 12:33:56 +00:00
2019-02-26 16:55:10 +00:00
2018-12-21 17:06:43 +00:00
2019-03-15 21:17:53 +00:00
2018-07-23 20:19:10 +00:00
2018-08-30 06:01:05 +00:00
2019-03-08 19:16:26 +00:00
2019-01-26 13:56:53 +00:00
2019-03-15 21:17:53 +00:00
2019-03-15 21:17:53 +00:00
2019-03-15 21:17:53 +00:00
2019-03-02 02:44:16 +00:00
2019-03-15 21:17:53 +00:00
2019-03-15 21:17:53 +00:00
2019-03-15 21:17:53 +00:00