David Green 8807139026 [ARM] Only produce qadd8b under hasV6Ops
When compiling for a arm5te cpu from clang, the +dsp attribute is set.
This meant we could try and generate qadd8 instructions where we would
end up having no pattern. I've changed the condition here to be hasV6Ops
&& hasDSP, which is what other parts of ARMISelLowering seem to use for
similar instructions.

Fixed PR45677.

Differential Revision: https://reviews.llvm.org/D78877
2020-04-27 10:13:29 +01:00
..
2019-05-15 12:41:58 +00:00
2017-08-01 22:20:49 +00:00
2017-08-28 20:20:47 +00:00
2020-01-07 16:51:11 +00:00
2017-04-07 22:01:23 +00:00
2019-08-01 11:12:10 +00:00
2020-02-24 14:19:21 +00:00
2018-10-14 16:49:04 +00:00
2018-07-04 13:28:39 +00:00
2019-10-08 08:25:42 +00:00
2020-04-09 10:36:00 +01:00
2019-01-07 12:21:13 +00:00
2019-02-26 12:02:12 +00:00
2019-12-12 13:51:39 +00:00
2019-06-11 11:09:25 +00:00
2017-12-11 12:13:45 +00:00
2017-12-11 12:13:45 +00:00
2017-12-11 12:13:45 +00:00
2018-09-26 10:56:00 +00:00
2020-03-31 10:11:36 +01:00
2019-04-17 16:51:09 +00:00
2019-10-08 16:16:26 +00:00
2019-07-29 09:48:07 +00:00
2020-02-20 13:54:43 +00:00
2017-08-28 20:20:47 +00:00
2017-08-01 22:20:49 +00:00
2017-08-01 22:20:49 +00:00
2020-01-21 10:40:17 +00:00
2019-07-27 18:44:15 +00:00
2019-10-08 08:25:42 +00:00
2019-11-04 13:37:01 +00:00
2019-10-08 08:25:42 +00:00