shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/lib/CodeGen/SelectionDAG
History
Sam Parker 30d3441cf0
Revert "[WebAssembly] Lower fmuladd to madd and nmadd" (#163171) 
Reverts llvm/llvm-project#161355

Looks like I've broken some intrinsic code generation.
2025-10-13 11:53:40 +01:00
..
CMakeLists.txt
…
DAGCombiner.cpp
Revert "[WebAssembly] Lower fmuladd to madd and nmadd" (#163171)
2025-10-13 11:53:40 +01:00
FastISel.cpp
[FastISel] Add support for ptrtoaddr
2025-10-08 16:34:14 +02:00
FunctionLoweringInfo.cpp
…
InstrEmitter.cpp
CodeGen: Do not store RegisterClass copy costs as a signed value (#161786)
2025-10-04 00:10:02 +09:00
InstrEmitter.h
[SelectionDAG] Pass SDValue to InstrEmitter::EmitCopyFromReg. NFC (#153485)
2025-08-13 21:46:48 -07:00
LegalizeDAG.cpp
[SelectionDAG] Use getShiftAmountConstant. (#158395)
2025-09-12 19:49:48 -07:00
LegalizeFloatTypes.cpp
Fix legalizing FNEG and FABS with TypeSoftPromoteHalf (#156343)
2025-10-11 11:08:26 +09:00
LegalizeIntegerTypes.cpp
[LegalizeTypes] Use correct type for constant in PromoteIntRes_FunnelShift.
2025-09-15 15:54:26 -07:00
LegalizeTypes.cpp
[SelectionDAG] Use getShiftAmountConstant. (#158395)
2025-09-12 19:49:48 -07:00
LegalizeTypes.h
Fix legalizing FNEG and FABS with TypeSoftPromoteHalf (#156343)
2025-10-11 11:08:26 +09:00
LegalizeTypesGeneric.cpp
…
LegalizeVectorOps.cpp
[Intrinsics][AArch64] Add intrinsics for masking off aliasing vector lanes (#117007)
2025-09-02 15:35:15 +01:00
LegalizeVectorTypes.cpp
[LegalizeTypes] Use GetSplitVector in SplitVec(Res/Op)_PARTIAL_REDUCE_MLA (#162513)
2025-10-08 20:29:30 -07:00
MatchContext.h
…
ResourcePriorityQueue.cpp
[llvm] Support building with c++23 (#154372)
2025-08-29 12:52:07 +00:00
ScheduleDAGFast.cpp
…
ScheduleDAGRRList.cpp
CodeGen: Remove MachineFunction argument from getRegClass (#158188)
2025-09-12 19:22:02 +09:00
ScheduleDAGSDNodes.cpp
DAG: Remove TargetLowering::checkForPhysRegDependency (#161787)
2025-10-03 15:58:51 +00:00
ScheduleDAGSDNodes.h
…
ScheduleDAGVLIW.cpp
…
SDNodeDbgValue.h
…
SDNodeInfo.cpp
…
SelectionDAG.cpp
Revert "[WebAssembly] Lower fmuladd to madd and nmadd" (#163171)
2025-10-13 11:53:40 +01:00
SelectionDAGAddressAnalysis.cpp
[CodeGen] Remove handling for lifetime.start/end on non-alloca (#149838)
2025-07-22 09:44:59 +02:00
SelectionDAGBuilder.cpp
Revert "[WebAssembly] Lower fmuladd to madd and nmadd" (#163171)
2025-10-13 11:53:40 +01:00
SelectionDAGBuilder.h
[AMDGPU] Tail call support for whole wave functions (#145860)
2025-09-04 10:34:43 +02:00
SelectionDAGDumper.cpp
Revert "[WebAssembly] Lower fmuladd to madd and nmadd" (#163171)
2025-10-13 11:53:40 +01:00
SelectionDAGISel.cpp
[CodeGen] Preserve branch weights from PGO profile during instruction selection at -O0 (#161620)
2025-10-09 11:16:43 -07:00
SelectionDAGPrinter.cpp
…
SelectionDAGTargetInfo.cpp
…
StatepointLowering.cpp
[StatepointLowering] Use FrameIndex instead of TargetFrameIndex (#153555)
2025-08-15 08:02:31 +01:00
StatepointLowering.h
…
TargetLowering.cpp
Revert "[WebAssembly] Lower fmuladd to madd and nmadd" (#163171)
2025-10-13 11:53:40 +01:00