Rafael Espindola dd3add6c60 Fix the operand encoding in the test instruction. ...

Fixes pr22995.

llvm-svn: 233686

2015-03-31 12:31:55 +00:00

..

avx-512.txt

[X86] Fix diassembler crash on AVX512 cmpps/cmppd with immediate that doesn't fit in 5-bits. Fixes PR22743.

2015-03-02 00:22:29 +00:00

fp-stack.txt

Add two fp test cases I missed in my previous commit.

2013-12-31 23:15:19 +00:00

hex-immediates.txt

llvm-mc: Add option for prefering hex format disassembly.

2014-06-11 20:26:40 +00:00

intel-syntax-32.txt

[X86] Don't print 'dword ptr' or 'qword ptr' on the operand to some of the LEA variants in Intel syntax. The memory operand is inherently unsized.

2015-01-08 07:41:30 +00:00

intel-syntax.txt

[X86] Don't print 'dword ptr' or 'qword ptr' on the operand to some of the LEA variants in Intel syntax. The memory operand is inherently unsized.

2015-01-08 07:41:30 +00:00

invalid-VEX-vvvv.txt

…

lit.local.cfg

Reduce verbiage of lit.local.cfg files

2014-06-09 22:42:55 +00:00

marked-up.txt

Add support for annotated disassembly output for X86 and arm.

2012-10-22 22:31:46 +00:00

missing-sib.txt

Test case for r204305.

2014-03-20 06:45:10 +00:00

moffs.txt

[X86] Make the instructions that use AdSize16/32/64 co-exist together without using mode predicates.

2015-01-02 07:02:25 +00:00

padlock.txt

Remove A6/A7 opcode maps. They can all be handled with a TB map, opcode of 0xa6/0xa7, and adding MRM_C0/MRM_E0 forms. Removes 376K from the disassembler tables.

2014-02-19 05:34:21 +00:00

prefixes.txt

[X86] Disassembler support for move to/from %rax with a 32-bit memory offset is REX.W and AdSize prefix are both present.

2015-01-03 00:00:20 +00:00

simple-tests.txt

[X86] Add support for parsing and printing the mnemonic aliases for the XOP VPCOM instructions.

2015-02-13 07:42:25 +00:00

truncated-input.txt

…

x86-16.txt

Fix the operand encoding in the test instruction.

2015-03-31 12:31:55 +00:00

x86-32.txt

[X86] Add GETSEC instruction.

2015-02-07 23:36:36 +00:00

x86-64.txt

[X86] Add some missing redundant MMX and SSE encodings for disassembler.

2015-02-22 07:50:41 +00:00