Tim Northover 18f8bb84fa ARM64: make sure FastISel emits SSA MachineInstrs
We need to use a temporary register for a 2-step operation like REM.

llvm-svn: 208297
2014-05-08 10:30:56 +00:00
..
2014-04-09 14:47:27 +00:00
2014-04-11 22:27:58 +00:00
2014-04-14 12:59:52 +00:00
2014-04-09 07:07:02 +00:00
2014-04-18 14:54:35 +00:00