JF Bastien 8662083770 x86 atomic: optimize a.store(reg op a.load(acquire), release)
Summary: PR24191 finds that the expected memory-register operations aren't generated when relaxed { load ; modify ; store } is used. This is similar to PR17281 which was addressed in D4796, but only for memory-immediate operations (and for memory orderings up to acquire and release). This patch also handles some floating-point operations.

Reviewers: reames, kcc, dvyukov, nadav, morisset, chandlerc, t.p.northover, pete

Subscribers: llvm-commits

Differential Revision: http://reviews.llvm.org/D11382

llvm-svn: 244128
2015-08-05 21:04:59 +00:00
..
2014-10-16 20:00:02 +00:00
2014-12-15 22:34:58 +00:00
2014-01-16 06:31:20 +00:00
2014-04-19 13:47:43 +00:00
2015-06-05 10:29:55 +00:00
2015-04-06 22:29:07 +00:00
2015-04-06 22:29:07 +00:00
2014-10-21 23:01:01 +00:00
2014-10-21 23:01:01 +00:00
2015-03-06 20:51:25 +00:00
2015-03-06 21:50:27 +00:00
2015-01-08 07:57:27 +00:00
2014-05-06 01:20:42 +00:00
2014-02-25 20:01:08 +00:00
2013-12-03 09:17:32 +00:00
2015-06-02 22:33:30 +00:00
2015-05-28 22:12:27 +00:00
2015-06-22 01:29:24 +00:00
2014-12-03 02:08:38 +00:00
2014-12-03 02:08:38 +00:00
2015-02-05 23:52:12 +00:00
2015-01-26 21:28:32 +00:00
2015-04-30 21:22:28 +00:00
2015-05-02 11:50:47 +00:00
2015-06-30 08:49:35 +00:00
2015-01-26 21:28:32 +00:00
2015-02-11 15:00:19 +00:00
2015-03-06 21:30:18 +00:00
2014-01-11 21:06:00 +00:00
2015-03-06 20:38:55 +00:00
2015-03-06 20:46:16 +00:00
2015-02-11 14:58:25 +00:00
2015-06-07 16:09:48 +00:00
2015-06-07 16:09:48 +00:00
2014-06-07 21:23:09 +00:00