2a859b2014
The cost of vector instructions has always been high under AArch64, in order to add a high cost for inserts/extracts, shuffles and scalarization. This is a conservative approach to limit the scope of unusual SLP vectorization where the codegen ends up being quite poor, but has always been higher than the correct costs would be for any specific core. This relaxes that, reducing the vector insert/extract cost from 3 to 2. It is a generalization of D142359 to all AArch64 cpus. The ScalarizationOverhead is also overridden for integer vector at the same time, to remove the effect of lane 0 being considered free for integer vectors (something that should only be true for float when scalarizing). The lower insert/extract cost will reduce the cost of insert, extracts, shuffling and scalarization. The adjustments of ScalaizationOverhead will increase the cost on integer, especially for small vectors. The end result will be lower cost for float and long-integer types, some higher cost for some smaller vectors. This, along with the raw insert/extract cost being lower, will generally mean more vectorization from the Loop and SLP vectorizer. We may end up regretting this, as that vectorization is not always profitable. In all the benchmarking I have done this is generally an improvement in the overall performance, and I've attempted to address the places where it wasn't with other costmodel adjustments. Differential Revision: https://reviews.llvm.org/D155459
207 lines
8.0 KiB
LLVM
207 lines
8.0 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_analyze_test_checks.py
|
|
; RUN: opt < %s -mtriple=aarch64 -passes="print<cost-model>" 2>&1 -disable-output | FileCheck %s
|
|
|
|
; Verify the cost of scalar ctlz instructions.
|
|
|
|
target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
|
|
|
|
define i64 @test_ctlz_i64(i64 %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_i64'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %ctlz = call i64 @llvm.ctlz.i64(i64 %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret i64 %ctlz
|
|
;
|
|
%ctlz = call i64 @llvm.ctlz.i64(i64 %a)
|
|
ret i64 %ctlz
|
|
}
|
|
|
|
define i32 @test_ctlz_i32(i32 %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_i32'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %ctlz = call i32 @llvm.ctlz.i32(i32 %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret i32 %ctlz
|
|
;
|
|
%ctlz = call i32 @llvm.ctlz.i32(i32 %a)
|
|
ret i32 %ctlz
|
|
}
|
|
|
|
define i16 @test_ctlz_i16(i16 %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_i16'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %ctlz = call i16 @llvm.ctlz.i16(i16 %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret i16 %ctlz
|
|
;
|
|
%ctlz = call i16 @llvm.ctlz.i16(i16 %a)
|
|
ret i16 %ctlz
|
|
}
|
|
|
|
define i8 @test_ctlz_i8(i8 %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_i8'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %ctlz = call i8 @llvm.ctlz.i8(i8 %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret i8 %ctlz
|
|
;
|
|
%ctlz = call i8 @llvm.ctlz.i8(i8 %a)
|
|
ret i8 %ctlz
|
|
}
|
|
|
|
declare i64 @llvm.ctlz.i64(i64)
|
|
declare i32 @llvm.ctlz.i32(i32)
|
|
declare i16 @llvm.ctlz.i16(i16)
|
|
declare i8 @llvm.ctlz.i8(i8)
|
|
|
|
; Verify the cost of vector ctlz instructions.
|
|
|
|
define <2 x i64> @test_ctlz_v2i64(<2 x i64> %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_v2i64'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 10 for instruction: %ctlz = call <2 x i64> @llvm.ctlz.v2i64(<2 x i64> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <2 x i64> %ctlz
|
|
;
|
|
%ctlz = call <2 x i64> @llvm.ctlz.v2i64(<2 x i64> %a, i1 false)
|
|
ret <2 x i64> %ctlz
|
|
}
|
|
|
|
define <2 x i32> @test_ctlz_v2i32(<2 x i32> %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_v2i32'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %ctlz = call <2 x i32> @llvm.ctlz.v2i32(<2 x i32> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <2 x i32> %ctlz
|
|
;
|
|
%ctlz = call <2 x i32> @llvm.ctlz.v2i32(<2 x i32> %a, i1 false)
|
|
ret <2 x i32> %ctlz
|
|
}
|
|
|
|
define <4 x i32> @test_ctlz_v4i32(<4 x i32> %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_v4i32'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %ctlz = call <4 x i32> @llvm.ctlz.v4i32(<4 x i32> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <4 x i32> %ctlz
|
|
;
|
|
%ctlz = call <4 x i32> @llvm.ctlz.v4i32(<4 x i32> %a, i1 false)
|
|
ret <4 x i32> %ctlz
|
|
}
|
|
|
|
define <2 x i16> @test_ctlz_v2i16(<2 x i16> %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_v2i16'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %ctlz = call <2 x i16> @llvm.ctlz.v2i16(<2 x i16> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <2 x i16> %ctlz
|
|
;
|
|
%ctlz = call <2 x i16> @llvm.ctlz.v2i16(<2 x i16> %a, i1 false)
|
|
ret <2 x i16> %ctlz
|
|
}
|
|
|
|
define <4 x i16> @test_ctlz_v4i16(<4 x i16> %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_v4i16'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %ctlz = call <4 x i16> @llvm.ctlz.v4i16(<4 x i16> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <4 x i16> %ctlz
|
|
;
|
|
%ctlz = call <4 x i16> @llvm.ctlz.v4i16(<4 x i16> %a, i1 false)
|
|
ret <4 x i16> %ctlz
|
|
}
|
|
|
|
define <8 x i16> @test_ctlz_v8i16(<8 x i16> %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_v8i16'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %ctlz = call <8 x i16> @llvm.ctlz.v8i16(<8 x i16> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <8 x i16> %ctlz
|
|
;
|
|
%ctlz = call <8 x i16> @llvm.ctlz.v8i16(<8 x i16> %a, i1 false)
|
|
ret <8 x i16> %ctlz
|
|
}
|
|
|
|
define <2 x i8> @test_ctlz_v2i8(<2 x i8> %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_v2i8'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %ctlz = call <2 x i8> @llvm.ctlz.v2i8(<2 x i8> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <2 x i8> %ctlz
|
|
;
|
|
%ctlz = call <2 x i8> @llvm.ctlz.v2i8(<2 x i8> %a, i1 false)
|
|
ret <2 x i8> %ctlz
|
|
}
|
|
|
|
define <4 x i8> @test_ctlz_v4i8(<4 x i8> %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_v4i8'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %ctlz = call <4 x i8> @llvm.ctlz.v4i8(<4 x i8> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <4 x i8> %ctlz
|
|
;
|
|
%ctlz = call <4 x i8> @llvm.ctlz.v4i8(<4 x i8> %a, i1 false)
|
|
ret <4 x i8> %ctlz
|
|
}
|
|
|
|
define <8 x i8> @test_ctlz_v8i8(<8 x i8> %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_v8i8'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %ctlz = call <8 x i8> @llvm.ctlz.v8i8(<8 x i8> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <8 x i8> %ctlz
|
|
;
|
|
%ctlz = call <8 x i8> @llvm.ctlz.v8i8(<8 x i8> %a, i1 false)
|
|
ret <8 x i8> %ctlz
|
|
}
|
|
|
|
define <16 x i8> @test_ctlz_v16i8(<16 x i8> %a) {
|
|
;
|
|
; CHECK-LABEL: 'test_ctlz_v16i8'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %ctlz = call <16 x i8> @llvm.ctlz.v16i8(<16 x i8> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <16 x i8> %ctlz
|
|
;
|
|
%ctlz = call <16 x i8> @llvm.ctlz.v16i8(<16 x i8> %a, i1 false)
|
|
ret <16 x i8> %ctlz
|
|
}
|
|
|
|
define <4 x i64> @test_ctlz_v4i64(<4 x i64> %a) {
|
|
; CHECK-LABEL: 'test_ctlz_v4i64'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 20 for instruction: %ctlz = call <4 x i64> @llvm.ctlz.v4i64(<4 x i64> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <4 x i64> %ctlz
|
|
;
|
|
%ctlz = call <4 x i64> @llvm.ctlz.v4i64(<4 x i64> %a, i1 false)
|
|
ret <4 x i64> %ctlz
|
|
}
|
|
|
|
define <8 x i32> @test_ctlz_v8i32(<8 x i32> %a) {
|
|
; CHECK-LABEL: 'test_ctlz_v8i32'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 4 for instruction: %ctlz = call <8 x i32> @llvm.ctlz.v8i32(<8 x i32> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <8 x i32> %ctlz
|
|
;
|
|
%ctlz = call <8 x i32> @llvm.ctlz.v8i32(<8 x i32> %a, i1 false)
|
|
ret <8 x i32> %ctlz
|
|
}
|
|
|
|
define <16 x i16> @test_ctlz_v16i16(<16 x i16> %a) {
|
|
; CHECK-LABEL: 'test_ctlz_v16i16'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 4 for instruction: %ctlz = call <16 x i16> @llvm.ctlz.v16i16(<16 x i16> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <16 x i16> %ctlz
|
|
;
|
|
%ctlz = call <16 x i16> @llvm.ctlz.v16i16(<16 x i16> %a, i1 false)
|
|
ret <16 x i16> %ctlz
|
|
}
|
|
|
|
define <32 x i8> @test_ctlz_v32i8(<32 x i8> %a) {
|
|
; CHECK-LABEL: 'test_ctlz_v32i8'
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 4 for instruction: %ctlz = call <32 x i8> @llvm.ctlz.v32i8(<32 x i8> %a, i1 false)
|
|
; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <32 x i8> %ctlz
|
|
;
|
|
%ctlz = call <32 x i8> @llvm.ctlz.v32i8(<32 x i8> %a, i1 false)
|
|
ret <32 x i8> %ctlz
|
|
}
|
|
|
|
declare <2 x i64> @llvm.ctlz.v2i64(<2 x i64>, i1)
|
|
declare <2 x i32> @llvm.ctlz.v2i32(<2 x i32>, i1)
|
|
declare <4 x i32> @llvm.ctlz.v4i32(<4 x i32>, i1)
|
|
declare <2 x i16> @llvm.ctlz.v2i16(<2 x i16>, i1)
|
|
declare <4 x i16> @llvm.ctlz.v4i16(<4 x i16>, i1)
|
|
declare <8 x i16> @llvm.ctlz.v8i16(<8 x i16>, i1)
|
|
declare <2 x i8> @llvm.ctlz.v2i8(<2 x i8>, i1)
|
|
declare <4 x i8> @llvm.ctlz.v4i8(<4 x i8>, i1)
|
|
declare <8 x i8> @llvm.ctlz.v8i8(<8 x i8>, i1)
|
|
declare <16 x i8> @llvm.ctlz.v16i8(<16 x i8>, i1)
|
|
|
|
declare <4 x i64> @llvm.ctlz.v4i64(<4 x i64>, i1)
|
|
declare <8 x i32> @llvm.ctlz.v8i32(<8 x i32>, i1)
|
|
declare <16 x i16> @llvm.ctlz.v16i16(<16 x i16>, i1)
|
|
declare <32 x i8> @llvm.ctlz.v32i8(<32 x i8>, i1)
|
|
|