Logo
Explore Help
Sign In
shylie/llvm-project
1
0
Fork 0
You've already forked llvm-project
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen/M68k
History
Sheng 725656bdd8
[M68k] Emit RTE for interrupt handler. (#72787)
Fixes #64833
2023-12-04 15:11:00 +08:00
..
Alloc
…
Arith
[M68k][MC] Add support for 32 bit register-register multiply/divide
2023-06-29 21:39:41 -07:00
Atomics
[CodeGen] Add machine verification to some tests
2023-07-24 11:04:10 +01:00
CConv
[M68k] Emit RTE for interrupt handler. (#72787)
2023-12-04 15:11:00 +08:00
CodeModel
Update m68k tests to new block placement
2023-10-25 11:33:56 -07:00
Control
…
GlobalISel
[GlobalISel][M68k] Update test after 373c343
2023-11-02 03:32:47 +01:00
ShiftRotate
…
TLS
[m68k] Fix incorrect handling of TLS when matching addressing mode.
2023-06-23 08:30:53 +08:00
CollapseMOVEM.mir
…
gcc_except_table.ll
…
inline-asm.ll
…
is-pcrel-register-operand-legal.mir
…
link-unlnk.ll
…
lit.local.cfg
[NFC][Py Reformat] Reformat lit.local.cfg python files in llvm
2023-05-17 17:03:15 +02:00
load-extend.ll
[M68k] Add instruction selection support for zext with PCD addressing
2023-04-29 16:27:16 -07:00
m6888x-features.ll
…
multiple-return.ll
[M68k] Override CanLowerReturn to fix assertion with large return
2023-04-22 12:23:04 -07:00
pipeline.ll
RegisterCoalescer: Fix name of pass
2023-06-21 10:30:43 -04:00
PR57660.ll
…
reserved-regs.ll
…
varargs.ll
…
Powered by Gitea Version: 1.23.1 Page: 1041ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API