23394cd810
This is a follow-on to https://reviews.llvm.org/D134073. It renames a few fields to have consistent names, as well as renaming operands to match the field names. Behavior is unchanged by this cleanup. (The only generated code change is for the disassembler for LDSTUB/LDSTUBA, but in both old and new versions, it fails to add enough operands, and thus triggers a runtime abort. I will address that bug in a future commit.) Differential Revision: https://reviews.llvm.org/D134201
184 lines
7.3 KiB
TableGen
184 lines
7.3 KiB
TableGen
//===-- Sparc.td - Describe the Sparc Target Machine -------*- tablegen -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Target-independent interfaces which we are implementing
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "llvm/Target/Target.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// SPARC Subtarget features.
|
|
//
|
|
|
|
def FeatureSoftMulDiv
|
|
: SubtargetFeature<"soft-mul-div", "UseSoftMulDiv", "true",
|
|
"Use software emulation for integer multiply and divide">;
|
|
|
|
def FeatureNoFSMULD
|
|
: SubtargetFeature<"no-fsmuld", "HasNoFSMULD", "true",
|
|
"Disable the fsmuld instruction.">;
|
|
def FeatureNoFMULS
|
|
: SubtargetFeature<"no-fmuls", "HasNoFMULS", "true",
|
|
"Disable the fmuls instruction.">;
|
|
|
|
def FeatureV9
|
|
: SubtargetFeature<"v9", "IsV9", "true",
|
|
"Enable SPARC-V9 instructions">;
|
|
def FeatureV8Deprecated
|
|
: SubtargetFeature<"deprecated-v8", "V8DeprecatedInsts", "true",
|
|
"Enable deprecated V8 instructions in V9 mode">;
|
|
def FeatureVIS
|
|
: SubtargetFeature<"vis", "IsVIS", "true",
|
|
"Enable UltraSPARC Visual Instruction Set extensions">;
|
|
def FeatureVIS2
|
|
: SubtargetFeature<"vis2", "IsVIS2", "true",
|
|
"Enable Visual Instruction Set extensions II">;
|
|
def FeatureVIS3
|
|
: SubtargetFeature<"vis3", "IsVIS3", "true",
|
|
"Enable Visual Instruction Set extensions III">;
|
|
def FeatureLeon
|
|
: SubtargetFeature<"leon", "IsLeon", "true",
|
|
"Enable LEON extensions">;
|
|
def FeaturePWRPSR
|
|
: SubtargetFeature<"leonpwrpsr", "HasPWRPSR", "true",
|
|
"Enable the PWRPSR instruction">;
|
|
|
|
def FeatureHardQuad
|
|
: SubtargetFeature<"hard-quad-float", "HasHardQuad", "true",
|
|
"Enable quad-word floating point instructions">;
|
|
|
|
def UsePopc : SubtargetFeature<"popc", "UsePopc", "true",
|
|
"Use the popc (population count) instruction">;
|
|
|
|
def FeatureSoftFloat : SubtargetFeature<"soft-float", "UseSoftFloat", "true",
|
|
"Use software emulation for floating point">;
|
|
|
|
//==== Features added predmoninantly for LEON subtarget support
|
|
include "LeonFeatures.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Register File, Calling Conv, Instruction Descriptions
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "SparcRegisterInfo.td"
|
|
include "SparcCallingConv.td"
|
|
include "SparcSchedule.td"
|
|
include "SparcInstrInfo.td"
|
|
|
|
def SparcInstrInfo : InstrInfo;
|
|
|
|
def SparcAsmParser : AsmParser {
|
|
bit ShouldEmitMatchRegisterName = 0;
|
|
}
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// SPARC processors supported.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
class Proc<string Name, list<SubtargetFeature> Features>
|
|
: Processor<Name, NoItineraries, Features>;
|
|
|
|
def : Proc<"generic", []>;
|
|
def : Proc<"v7", [FeatureSoftMulDiv, FeatureNoFSMULD]>;
|
|
def : Proc<"v8", []>;
|
|
def : Proc<"supersparc", []>;
|
|
def : Proc<"sparclite", []>;
|
|
def : Proc<"f934", []>;
|
|
def : Proc<"hypersparc", []>;
|
|
def : Proc<"sparclite86x", []>;
|
|
def : Proc<"sparclet", []>;
|
|
def : Proc<"tsc701", []>;
|
|
def : Proc<"myriad2", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"myriad2.1", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"myriad2.2", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"myriad2.3", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"ma2100", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"ma2150", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"ma2155", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"ma2450", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"ma2455", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"ma2x5x", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"ma2080", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"ma2085", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"ma2480", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"ma2485", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"ma2x8x", [FeatureLeon, LeonCASA]>;
|
|
def : Proc<"v9", [FeatureV9]>;
|
|
def : Proc<"ultrasparc", [FeatureV9, FeatureV8Deprecated, FeatureVIS]>;
|
|
def : Proc<"ultrasparc3", [FeatureV9, FeatureV8Deprecated, FeatureVIS,
|
|
FeatureVIS2]>;
|
|
def : Proc<"niagara", [FeatureV9, FeatureV8Deprecated, FeatureVIS,
|
|
FeatureVIS2]>;
|
|
def : Proc<"niagara2", [FeatureV9, FeatureV8Deprecated, UsePopc,
|
|
FeatureVIS, FeatureVIS2]>;
|
|
def : Proc<"niagara3", [FeatureV9, FeatureV8Deprecated, UsePopc,
|
|
FeatureVIS, FeatureVIS2]>;
|
|
def : Proc<"niagara4", [FeatureV9, FeatureV8Deprecated, UsePopc,
|
|
FeatureVIS, FeatureVIS2, FeatureVIS3]>;
|
|
|
|
// LEON 2 FT generic
|
|
def : Processor<"leon2", LEON2Itineraries,
|
|
[FeatureLeon]>;
|
|
|
|
// LEON 2 FT (AT697E)
|
|
// TO DO: Place-holder: Processor specific features will be added *very* soon here.
|
|
def : Processor<"at697e", LEON2Itineraries,
|
|
[FeatureLeon, InsertNOPLoad]>;
|
|
|
|
// LEON 2 FT (AT697F)
|
|
// TO DO: Place-holder: Processor specific features will be added *very* soon here.
|
|
def : Processor<"at697f", LEON2Itineraries,
|
|
[FeatureLeon, InsertNOPLoad]>;
|
|
|
|
|
|
// LEON 3 FT generic
|
|
def : Processor<"leon3", LEON3Itineraries,
|
|
[FeatureLeon, UMACSMACSupport]>;
|
|
|
|
// LEON 3 FT (UT699). Provides features for the UT699 processor
|
|
// - covers all the erratum fixes for LEON3, but does not support the CASA instruction.
|
|
def : Processor<"ut699", LEON3Itineraries,
|
|
[FeatureLeon, InsertNOPLoad, FeatureNoFSMULD, FeatureNoFMULS, FixAllFDIVSQRT]>;
|
|
|
|
// LEON3 FT (GR712RC). Provides features for the GR712RC processor.
|
|
// - covers all the erratum fixed for LEON3 and support for the CASA instruction.
|
|
def : Processor<"gr712rc", LEON3Itineraries,
|
|
[FeatureLeon, LeonCASA]>;
|
|
|
|
// LEON 4 FT generic
|
|
def : Processor<"leon4", LEON4Itineraries,
|
|
[FeatureLeon, UMACSMACSupport, LeonCASA]>;
|
|
|
|
// LEON 4 FT (GR740)
|
|
// TO DO: Place-holder: Processor specific features will be added *very* soon here.
|
|
def : Processor<"gr740", LEON4Itineraries,
|
|
[FeatureLeon, UMACSMACSupport, LeonCASA, LeonCycleCounter,
|
|
FeaturePWRPSR]>;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Declare the target which we are implementing
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def SparcAsmWriter : AsmWriter {
|
|
string AsmWriterClassName = "InstPrinter";
|
|
int PassSubtarget = 1;
|
|
int Variant = 0;
|
|
}
|
|
|
|
def Sparc : Target {
|
|
// Pull in Instruction Info:
|
|
let InstructionSet = SparcInstrInfo;
|
|
let AssemblyParsers = [SparcAsmParser];
|
|
let AssemblyWriters = [SparcAsmWriter];
|
|
let AllowRegisterRenaming = 1;
|
|
}
|