shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/lib/Target/AMDGPU
History
Matt Arsenault 2209625387 AMDGPU: Preserve undef flag on vcc when shrinking v_cndmask_b32 
The implicit operand is added by the initial instruction construction,
so this was adding an additional vcc use. The original one
was missing the undef flag the original condition had,
so the verifier would complain.

llvm-svn: 273182
2016-06-20 18:34:00 +00:00
..
AsmParser
AMDGPU/AsmParser: Add support for parsing symbol operands
2016-06-15 02:54:14 +00:00
Disassembler
AMDGPU: Fix trailing whitespace
2016-06-10 02:18:02 +00:00
InstPrinter
[AMDGPU] AsmParser: Support for sext() modifier in SDWA. Some code cleaning in AMDGPUOperand.
2016-06-10 09:57:59 +00:00
MCTargetDesc
AMDGPU: Add support for R_AMDGPU_REL32 relocations
2016-06-20 17:33:43 +00:00
TargetInfo
Remove autoconf support
2016-01-26 21:29:08 +00:00
Utils
[AMDGPU] Fix few coding style issues. NFC.
2016-06-15 13:55:09 +00:00
AMDGPU.h
AMDGPU: Properly initialize SIShrinkInstructions
2016-06-09 23:18:47 +00:00
AMDGPU.td
[AMDGPU][NFC] Rename ReserveTrapVGPRs -> ReserveRegs
2016-05-24 18:37:18 +00:00
AMDGPUAlwaysInlinePass.cpp
Cloning: Clean up the interface to the CloneFunction function.
2016-05-10 20:23:24 +00:00
AMDGPUAnnotateKernelFeatures.cpp
AMDGPU: Fix constantexpr addrspacecasts
2016-06-06 20:03:31 +00:00
AMDGPUAnnotateUniformValues.cpp
Add optimization bisect opt-in calls for AMDGPU passes
2016-04-25 22:23:44 +00:00
AMDGPUAsmPrinter.cpp
Generalize DiagnosticInfoStackSize to support other limits
2016-06-20 18:13:04 +00:00
AMDGPUAsmPrinter.h
[AMDGPU] Move reserved vgpr count for trap handler usage to SIMachineFunctionInfo + minor commenting changes
2016-04-26 17:24:40 +00:00
AMDGPUCallingConv.td
AMDGPU: Fix kernel argument alignment impacting stack size
2016-06-18 05:15:53 +00:00
AMDGPUCallLowering.cpp
AMDGPU: Add skeleton GlobalIsel implementation
2016-04-14 19:09:28 +00:00
AMDGPUCallLowering.h
AMDGPU: Add skeleton GlobalIsel implementation
2016-04-14 19:09:28 +00:00
AMDGPUFrameLowering.cpp
AMDGPU: Fix old comments that mention AMDIL
2016-01-20 21:22:21 +00:00
AMDGPUFrameLowering.h
AMDGPU: Create emergency stack slots during frame lowering
2015-11-06 18:17:45 +00:00
AMDGPUInstrInfo.cpp
AMDGPU: Move subtarget specific code out of AMDGPUInstrInfo.cpp
2016-01-28 16:04:37 +00:00
AMDGPUInstrInfo.h
AMDGPU: Add SIWholeQuadMode pass
2016-03-21 20:28:33 +00:00
AMDGPUInstrInfo.td
AMDGPU: Make CONST_DATA_PTR available to R600
2016-05-13 20:39:18 +00:00
AMDGPUInstructions.td
AMDGPU: Fix trailing whitespace
2016-06-10 02:18:02 +00:00
AMDGPUIntrinsicInfo.cpp
[llvm-tblgen] Avoid StringMatcher for GCC and MS builtin names
2016-01-27 01:43:12 +00:00
AMDGPUIntrinsicInfo.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
AMDGPUIntrinsics.td
AMDGPU: Remove bfi and bfm intrinsics
2016-02-08 19:06:01 +00:00
AMDGPUISelDAGToDAG.cpp
Reformat blank lines.
2016-06-20 01:05:15 +00:00
AMDGPUISelLowering.cpp
AMDGPU: Fix kernel argument alignment impacting stack size
2016-06-18 05:15:53 +00:00
AMDGPUISelLowering.h
AMDGPU/SI: Refactor fixup handling for constant addrspace variables
2016-06-14 20:29:59 +00:00
AMDGPUMachineFunction.cpp
AMDGPU: Fix kernel argument alignment impacting stack size
2016-06-18 05:15:53 +00:00
AMDGPUMachineFunction.h
AMDGPU: Fix kernel argument alignment impacting stack size
2016-06-18 05:15:53 +00:00
AMDGPUMCInstLower.cpp
AMDGPU/SI: Refactor fixup handling for constant addrspace variables
2016-06-14 20:29:59 +00:00
AMDGPUMCInstLower.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
AMDGPUOpenCLImageTypeLoweringPass.cpp
[NFC] Header cleanup
2016-04-18 09:17:29 +00:00
AMDGPUPromoteAlloca.cpp
IR: Introduce local_unnamed_addr attribute.
2016-06-14 21:01:22 +00:00
AMDGPURegisterInfo.cpp
…
AMDGPURegisterInfo.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
AMDGPURegisterInfo.td
AMDGPU: Set SubRegIndex size and offset
2015-07-30 17:03:11 +00:00
AMDGPUSubtarget.cpp
AMDGPU: Fix crashes on unknown processor name
2016-06-02 18:37:16 +00:00
AMDGPUSubtarget.h
AMDGPU: Fix i64 global cmpxchg
2016-06-09 23:42:48 +00:00
AMDGPUTargetMachine.cpp
AMDGPU: Run pointer optimization passes
2016-06-15 00:11:01 +00:00
AMDGPUTargetMachine.h
Delete Reloc::Default.
2016-05-18 22:04:49 +00:00
AMDGPUTargetObjectFile.cpp
AMDGPU/SI: Add support for AMD code object version 2.
2016-05-05 17:03:33 +00:00
AMDGPUTargetObjectFile.h
AMDGPU/SI: Add support for AMD code object version 2.
2016-05-05 17:03:33 +00:00
AMDGPUTargetTransformInfo.cpp
AMDGPU: Remove llvm.SI.tid intrinsic
2016-06-17 21:18:41 +00:00
AMDGPUTargetTransformInfo.h
AMDGPU: Other sizes of popcnt are fast
2016-05-18 16:10:19 +00:00
AMDILCFGStructurizer.cpp
Pass DebugLoc and SDLoc by const ref.
2016-06-12 15:39:02 +00:00
AMDKernelCodeT.h
[AMDGPU] fix amd_kernel_code_t bit field position as per spec (added missing reserved fields)
2016-02-24 10:54:25 +00:00
CaymanInstructions.td
AMDGPU/EG,CM: Add instruction to read from constant AS (VTX2)
2016-05-13 20:39:16 +00:00
CIInstructions.td
AMDGPU: Fix flat atomics
2016-06-09 23:42:54 +00:00
CMakeLists.txt
[AMDGPU][NFC] Rename SIInsertNops -> SIDebuggerInsertNops
2016-05-10 18:33:41 +00:00
EvergreenInstructions.td
AMDGPU/EG,CM: Add instruction to read from constant AS (VTX2)
2016-05-13 20:39:16 +00:00
GCNHazardRecognizer.cpp
Move instances of std::function.
2016-06-12 16:13:55 +00:00
GCNHazardRecognizer.h
Move instances of std::function.
2016-06-12 16:13:55 +00:00
LLVMBuild.txt
[AMDGPU] Disassembler: Added basic disassembler for AMDGPU target
2016-02-18 03:42:32 +00:00
Processors.td
AMDGPU: Fix crashes on unknown processor name
2016-06-02 18:37:16 +00:00
R600ClauseMergePass.cpp
Add optimization bisect opt-in calls for AMDGPU passes
2016-04-25 22:23:44 +00:00
R600ControlFlowFinalizer.cpp
AMDGPU: Fix trailing whitespace
2016-06-10 02:18:02 +00:00
R600Defines.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
R600EmitClauseMarkers.cpp
AMDGPU: Fix trailing whitespace
2016-06-10 02:18:02 +00:00
R600ExpandSpecialInstrs.cpp
…
R600InstrFormats.td
…
R600InstrInfo.cpp
Pass DebugLoc and SDLoc by const ref.
2016-06-12 15:39:02 +00:00
R600InstrInfo.h
Pass DebugLoc and SDLoc by const ref.
2016-06-12 15:39:02 +00:00
R600Instructions.td
AMDGPU/R600: Implement memory loads from constant AS
2016-05-13 20:39:29 +00:00
R600Intrinsics.td
AMDGPU: Move AMDGPU intrinsics only used by R600
2016-01-26 04:49:24 +00:00
R600ISelLowering.cpp
Pass DebugLoc and SDLoc by const ref.
2016-06-12 15:39:02 +00:00
R600ISelLowering.h
Pass DebugLoc and SDLoc by const ref.
2016-06-12 15:39:02 +00:00
R600MachineFunctionInfo.cpp
…
R600MachineFunctionInfo.h
[NFC] Header cleanup
2016-04-18 09:17:29 +00:00
R600MachineScheduler.cpp
…
R600MachineScheduler.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
R600OptimizeVectorRegisters.cpp
Add optimization bisect opt-in calls for AMDGPU passes
2016-04-25 22:23:44 +00:00
R600Packetizer.cpp
AMDGPU: Fix crashes on unknown processor name
2016-06-02 18:37:16 +00:00
R600RegisterInfo.cpp
…
R600RegisterInfo.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
R600RegisterInfo.td
…
R600Schedule.td
AMDGPU: Fix trailing whitespace
2016-06-10 02:18:02 +00:00
R600TextureIntrinsicsReplacer.cpp
AMDGPU: Rename some r600 intrinsics to use correct TargetPrefix
2016-01-22 19:00:09 +00:00
R700Instructions.td
…
SIAnnotateControlFlow.cpp
AMDGPU: Fix trailing whitespace
2016-06-10 02:18:02 +00:00
SIDebuggerInsertNops.cpp
AMDGPU: SIDebuggerInsertNops preserves CFG
2016-06-02 00:04:22 +00:00
SIDefines.h
[AMDGPU] AsmParser: Support for sext() modifier in SDWA. Some code cleaning in AMDGPUOperand.
2016-06-10 09:57:59 +00:00
SIFixControlFlowLiveIntervals.cpp
AMDGPU: Remove unused includes
2015-09-25 00:28:43 +00:00
SIFixSGPRCopies.cpp
AMDGPU: Fix debug name of pass to better match
2016-04-21 18:21:54 +00:00
SIFoldOperands.cpp
Add optimization bisect opt-in calls for AMDGPU passes
2016-04-25 22:23:44 +00:00
SIFrameLowering.cpp
Soften assertion in AMDGPU emitPrologue.
2016-05-25 01:45:42 +00:00
SIFrameLowering.h
AMDGPU: Remove SIPrepareScratchRegs
2015-11-30 21:15:53 +00:00
SIInsertWaits.cpp
AMDGPU/SI: Use the hazard recognizer to break SMEM soft clauses
2016-05-02 17:39:06 +00:00
SIInstrFormats.td
[TableGen] AsmMatcher: support for default values for optional operands
2016-05-06 11:31:17 +00:00
SIInstrInfo.cpp
Reformat blank lines.
2016-06-20 01:05:15 +00:00
SIInstrInfo.h
AMDGPU/SI: Set INDEX_STRIDE for scratch coalescing
2016-06-13 16:05:57 +00:00
SIInstrInfo.td
AMDGPU: Add v_mad 16-bit instructions definition.
2016-06-16 16:50:04 +00:00
SIInstructions.td
AMDGPU: Temporarily select trap to s_endpgm
2016-06-17 22:27:03 +00:00
SIIntrinsics.td
AMDGPU: Remove llvm.SI.tid intrinsic
2016-06-17 21:18:41 +00:00
SIISelLowering.cpp
AMDGPU: Fold more custom nodes to undef
2016-06-20 18:33:56 +00:00
SIISelLowering.h
AMDGPU: Temporarily select trap to s_endpgm
2016-06-17 22:27:03 +00:00
SILoadStoreOptimizer.cpp
Add optimization bisect opt-in calls for AMDGPU passes
2016-04-25 22:23:44 +00:00
SILowerControlFlow.cpp
AMDGPU: Also look for s_cbranch_vccz
2016-05-19 18:20:25 +00:00
SILowerI1Copies.cpp
AMDGPU: Fix passes depending on dominator tree for no reason
2016-02-11 06:15:34 +00:00
SIMachineFunctionInfo.cpp
[AMDGPU][NFC] Rename ReserveTrapVGPRs -> ReserveRegs
2016-05-24 18:37:18 +00:00
SIMachineFunctionInfo.h
[AMDGPU][NFC] Rename ReserveTrapVGPRs -> ReserveRegs
2016-05-24 18:37:18 +00:00
SIMachineScheduler.cpp
AMDGPU/SI: Use common topological sort algorithm in SIScheduleDAGMI
2016-06-09 23:48:02 +00:00
SIMachineScheduler.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
SIRegisterInfo.cpp
AMDGPU/SI: Propagate the Kill flag in storeRegToStackSlot and eliminateFrameIndex
2016-06-16 21:20:47 +00:00
SIRegisterInfo.h
AMDGPU/SI: Propagate the Kill flag in storeRegToStackSlot and eliminateFrameIndex
2016-06-16 21:20:47 +00:00
SIRegisterInfo.td
AMDGPU: Define priorities for register classes
2016-05-21 03:55:07 +00:00
SISchedule.td
AMDGPU/SI: Enable the post-ra scheduler
2016-04-30 00:23:06 +00:00
SIShrinkInstructions.cpp
AMDGPU: Preserve undef flag on vcc when shrinking v_cndmask_b32
2016-06-20 18:34:00 +00:00
SITypeRewriter.cpp
AMDGPU: Add a shader calling convention
2016-04-06 19:40:20 +00:00
SIWholeQuadMode.cpp
AMDGPU: Add amdgpu-ps-wqm-outputs function attributes
2016-06-07 21:37:17 +00:00
VIInstrFormats.td
[AMDGPU] Assembler: More tests for SDWA instructions. Fix for SDWA float modifiers.
2016-06-03 11:43:09 +00:00
VIInstructions.td
AMDGPU: Add v_mad 16-bit instructions definition.
2016-06-16 16:50:04 +00:00