This PR ensures that LLVM IR bitwise instructions result in logical SPIR-V instructions when applied to i1 type.