llvm-project/llvm/test/CodeGen/SystemZ/regalloc-fast-invalid-kill-flag.mir
Geoff Berry 60c431022e [MachineOperand][MIR] Add isRenamable to MachineOperand.
Summary:
Add isRenamable() predicate to MachineOperand.  This predicate can be
used by machine passes after register allocation to determine whether it
is safe to rename a given register operand.  Register operands that
aren't marked as renamable may be required to be assigned their current
register to satisfy constraints that are not captured by the machine
IR (e.g. ABI or ISA constraints).

Reviewers: qcolombet, MatzeB, hfinkel

Subscribers: nemanjai, mcrosier, javed.absar, llvm-commits

Differential Revision: https://reviews.llvm.org/D39400

llvm-svn: 320503
2017-12-12 17:53:59 +00:00

35 lines
969 B
YAML

# RUN: llc -verify-machineinstrs -run-pass regallocfast -mtriple s390x-ibm-linux -o - %s | FileCheck %s
--- |
@g_167 = external global [5 x i64], align 8
define void @main() local_unnamed_addr {
ret void
}
...
# Make sure the usage of different subregisters on the same virtual register
# does not result in invalid kill flags.
# PR33677
---
name: main
alignment: 2
tracksRegLiveness: true
registers:
- { id: 0, class: gr128bit }
- { id: 1, class: gr64bit }
- { id: 2, class: addr64bit }
# CHECK: %r0q = L128
# CHECK-NEXT: %r0l = COPY renamable %r1l
# Although R0L partially redefines R0Q, it must not mark R0Q as kill
# because R1D is still live through that instruction.
# CHECK-NOT: implicit killed %r0q
# CHECK-NEXT: %r2d = COPY renamable %r1d
# CHECK-NEXT: LARL
body: |
bb.0:
%0.subreg_hl32 = COPY %0.subreg_l32
%1 = COPY %0.subreg_l64
%2 = LARL @g_167
STC %1.subreg_l32, %2, 8, %noreg
...