shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
llvm-project/mlir
History
Durgadoss R 36dc6146b8
[MLIR][NVVM] Update TMA tensor prefetch Op (#153464) 
This patch updates the TMA Tensor prefetch Op
to add support for im2col_w/w128 and tile_gather4 modes.
This completes support for all modes available in Blackwell.
* lit tests are added for all possible combinations.
* The invalid tests are moved to a separate file with more coverage.

Signed-off-by: Durgadoss R <durgadossr@nvidia.com>
2025-08-22 12:51:29 +05:30
..
benchmark/python
…
cmake/modules
[NFC][CMake] quote ${CMAKE_SYSTEM_NAME} consistently (#154537)
2025-08-20 12:45:41 -04:00
docs
[MLIR] Introduce RemarkEngine + pluggable remark streaming (YAML/Bitstream) (#152474)
2025-08-21 16:02:31 +02:00
examples
[MLIR] Set LLVM_LIT_ARGS in Standalone Example CMake (#152423)
2025-08-15 12:40:32 -07:00
include
[MLIR][NVVM] Update TMA tensor prefetch Op (#153464)
2025-08-22 12:51:29 +05:30
lib
[MLIR][NVVM] Update TMA tensor prefetch Op (#153464)
2025-08-22 12:51:29 +05:30
python
[MLIR] Split ExecutionEngine Initialization out of ctor into an explicit method call (#153524)
2025-08-17 23:07:24 +02:00
test
[MLIR][NVVM] Update TMA tensor prefetch Op (#153464)
2025-08-22 12:51:29 +05:30
tools
[mlir][python] automatic location inference (#151246)
2025-08-12 16:59:59 -05:00
unittests
[MLIR] Introduce RemarkEngine + pluggable remark streaming (YAML/Bitstream) (#152474)
2025-08-21 16:02:31 +02:00
utils
[MLIR][Linalg] Remove matmul_transpose variants (#147961)
2025-08-08 22:20:27 +01:00
.clang-format
[mlir] Add missing newline at end of .clang-format file
2022-06-14 23:59:00 -07:00
.clang-tidy
[mlir] Disable misc-const-correctness clang-tidy check.
2022-08-03 10:18:43 +02:00
CMakeLists.txt
[MLIR][GPU][XeVM] Add XeVM target and XeVM dialect integration tests. (#148286)
2025-08-13 13:17:10 -07:00
LICENSE.TXT
…
Maintainers.md
[MLIR] Add Egress dialects maintainers (#151721)
2025-08-18 10:34:44 +01:00
README.md
mlir README.md: Fix the syntax
2019-12-24 13:31:07 +01:00

README.md

Multi-Level Intermediate Representation

See https://mlir.llvm.org/ for more information.