llvm-project/llvm/test/CodeGen/AArch64/bsp_implicit_ops.mir
David Green 229ab5aa2b
[AArch64] Drop flags from BSP pseudos (#151856)
This prevents cases where some of the operands match from hitting
verifier errors with kill flags. These nodes should have been removed
earlier in most cases.

Fixes the direct issue from #149380. #151855 cleans up the codegen.
2025-08-08 07:47:56 +01:00

119 lines
5.1 KiB
YAML

# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 5
# RUN: llc -mtriple=aarch64-none-linux-gnu -run-pass aarch64-expand-pseudo -verify-machineinstrs %s -o - | FileCheck %s
---
name: BSL_COPY
tracksRegLiveness: true
body: |
bb.0.entry:
liveins: $q20, $q21, $q22, $q23, $q6, $q1, $q7
; CHECK-LABEL: name: BSL_COPY
; CHECK: liveins: $q20, $q21, $q22, $q23, $q6, $q1, $q7
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: renamable $q2 = ORRv16i8 killed renamable $q20, killed renamable $q20
; CHECK-NEXT: renamable $q2 = BSLv16i8 killed renamable $q2, renamable $q21, renamable $q6, implicit killed $q21_q22_q23, implicit killed $q0_q1_q2_q3, implicit-def $q0_q1_q2_q3
; CHECK-NEXT: $q22 = ORRv16i8 $q0, killed $q0
; CHECK-NEXT: $q23 = ORRv16i8 $q1, killed $q1
; CHECK-NEXT: $q24 = ORRv16i8 $q2, killed $q2
; CHECK-NEXT: $q25 = ORRv16i8 $q3, killed $q3
; CHECK-NEXT: RET undef $lr, implicit $q22
renamable $q2 = BSPv16i8 killed renamable $q20, renamable $q21, renamable $q6, implicit killed $q21_q22_q23, implicit killed $q0_q1_q2_q3, implicit-def $q0_q1_q2_q3
$q22 = ORRv16i8 $q0, killed $q0
$q23 = ORRv16i8 $q1, killed $q1
$q24 = ORRv16i8 $q2, killed $q2
$q25 = ORRv16i8 $q3, killed $q3
RET_ReallyLR implicit $q22
...
---
name: BSL
tracksRegLiveness: true
body: |
bb.0.entry:
liveins: $q20, $q21, $q22, $q23, $q6, $q1, $q7
; CHECK-LABEL: name: BSL
; CHECK: liveins: $q20, $q21, $q22, $q23, $q6, $q1, $q7
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: renamable $q2 = BSLv16i8 killed renamable $q2, renamable $q21, renamable $q6, implicit killed $q21_q22_q23, implicit killed $q0_q1_q2_q3, implicit-def $q0_q1_q2_q3
; CHECK-NEXT: $q22 = ORRv16i8 $q0, killed $q0
; CHECK-NEXT: $q23 = ORRv16i8 $q1, killed $q1
; CHECK-NEXT: $q24 = ORRv16i8 $q2, killed $q2
; CHECK-NEXT: $q25 = ORRv16i8 $q3, killed $q3
; CHECK-NEXT: RET undef $lr, implicit $q22
renamable $q2 = BSPv16i8 killed renamable $q2, renamable $q21, renamable $q6, implicit killed $q21_q22_q23, implicit killed $q0_q1_q2_q3, implicit-def $q0_q1_q2_q3
$q22 = ORRv16i8 $q0, killed $q0
$q23 = ORRv16i8 $q1, killed $q1
$q24 = ORRv16i8 $q2, killed $q2
$q25 = ORRv16i8 $q3, killed $q3
RET_ReallyLR implicit $q22
...
---
name: BIF
tracksRegLiveness: true
body: |
bb.0.entry:
liveins: $q20, $q21, $q22, $q23, $q6, $q1, $q7
; CHECK-LABEL: name: BIF
; CHECK: liveins: $q20, $q21, $q22, $q23, $q6, $q1, $q7
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: renamable $q2 = BIFv16i8 renamable $q2, renamable $q6, killed renamable $q20, implicit killed $q21_q22_q23, implicit killed $q0_q1_q2_q3, implicit-def $q0_q1_q2_q3
; CHECK-NEXT: $q22 = ORRv16i8 $q0, killed $q0
; CHECK-NEXT: $q23 = ORRv16i8 $q1, killed $q1
; CHECK-NEXT: $q24 = ORRv16i8 $q2, killed $q2
; CHECK-NEXT: $q25 = ORRv16i8 $q3, killed $q3
; CHECK-NEXT: RET undef $lr, implicit $q22
renamable $q2 = BSPv16i8 killed renamable $q20, renamable $q2, renamable $q6, implicit killed $q21_q22_q23, implicit killed $q0_q1_q2_q3, implicit-def $q0_q1_q2_q3
$q22 = ORRv16i8 $q0, killed $q0
$q23 = ORRv16i8 $q1, killed $q1
$q24 = ORRv16i8 $q2, killed $q2
$q25 = ORRv16i8 $q3, killed $q3
RET_ReallyLR implicit $q22
...
---
name: BIT
tracksRegLiveness: true
body: |
bb.0.entry:
liveins: $q20, $q21, $q22, $q23, $q6, $q1, $q7
; CHECK-LABEL: name: BIT
; CHECK: liveins: $q20, $q21, $q22, $q23, $q6, $q1, $q7
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: renamable $q2 = BITv16i8 renamable $q2, renamable $q21, killed renamable $q20, implicit killed $q21_q22_q23, implicit killed $q0_q1_q2_q3, implicit-def $q0_q1_q2_q3
; CHECK-NEXT: $q22 = ORRv16i8 $q0, killed $q0
; CHECK-NEXT: $q23 = ORRv16i8 $q1, killed $q1
; CHECK-NEXT: $q24 = ORRv16i8 $q2, killed $q2
; CHECK-NEXT: $q25 = ORRv16i8 $q3, killed $q3
; CHECK-NEXT: RET undef $lr, implicit $q22
renamable $q2 = BSPv16i8 killed renamable $q20, renamable $q21, renamable $q2, implicit killed $q21_q22_q23, implicit killed $q0_q1_q2_q3, implicit-def $q0_q1_q2_q3
$q22 = ORRv16i8 $q0, killed $q0
$q23 = ORRv16i8 $q1, killed $q1
$q24 = ORRv16i8 $q2, killed $q2
$q25 = ORRv16i8 $q3, killed $q3
RET_ReallyLR implicit $q22
...
---
name: DoubleOp
tracksRegLiveness: true
body: |
bb.0.entry:
liveins: $q2
; CHECK-LABEL: name: DoubleOp
; CHECK: liveins: $q2
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: renamable $q0 = MOVIv8i16 1, 0
; CHECK-NEXT: renamable $q1 = ORRv16i8 renamable $q2, renamable $q2
; CHECK-NEXT: renamable $q1 = BSLv16i8 killed renamable $q1, renamable $q2, renamable $q0
; CHECK-NEXT: renamable $q0 = SQADDv8i16 killed renamable $q1, killed renamable $q0
; CHECK-NEXT: RET undef $lr, implicit $q0
renamable $q0 = MOVIv8i16 1, 0
renamable $q1 = BSPv16i8 killed renamable $q2, renamable $q2, renamable $q0
renamable $q0 = SQADDv8i16 killed renamable $q1, killed renamable $q0
RET_ReallyLR implicit $q0
...