9deee6bffa
D141386 changed the semantics of !range metadata to return poison
on violation. If !range is combined with !noundef, violation is
immediate UB instead, matching the old semantics.
In theory, these IR semantics should also carry over into SDAG.
In practice, DAGCombine has at least one key transform that is
invalid in the presence of poison, namely the conversion of logical
and/or to bitwise and/or (c7b537bf09/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp (L11252)).
Ideally, we would fix this transform, but this will require
substantial work to avoid codegen regressions.
In the meantime, avoid transferring !range metadata without
!noundef, effectively restoring the old !range metadata semantics
on the SDAG layer.
Fixes https://github.com/llvm/llvm-project/issues/64589.
Differential Revision: https://reviews.llvm.org/D157685
35 lines
1.4 KiB
LLVM
35 lines
1.4 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefix=GCN %s
|
|
|
|
define <2 x i32> @range_metata_sext_range_0_i24_i64_bitcast(ptr addrspace(1) %ptr) {
|
|
; GCN-LABEL: range_metata_sext_range_0_i24_i64_bitcast:
|
|
; GCN: ; %bb.0:
|
|
; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
|
|
; GCN-NEXT: global_load_dwordx2 v[0:1], v[0:1], off glc
|
|
; GCN-NEXT: s_waitcnt vmcnt(0)
|
|
; GCN-NEXT: s_setpc_b64 s[30:31]
|
|
%val = load volatile i64, ptr addrspace(1) %ptr, align 4, !range !0, !noundef !{}
|
|
%shl = shl i64 %val, 22
|
|
%ashr = ashr i64 %shl, 22
|
|
%cast = bitcast i64 %ashr to <2 x i32>
|
|
ret <2 x i32> %cast
|
|
}
|
|
|
|
define <2 x i32> @no_range_sext_range_0_i24_i64_bitcast(ptr addrspace(1) %ptr) {
|
|
; GCN-LABEL: no_range_sext_range_0_i24_i64_bitcast:
|
|
; GCN: ; %bb.0:
|
|
; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
|
|
; GCN-NEXT: global_load_dwordx2 v[0:1], v[0:1], off glc
|
|
; GCN-NEXT: s_waitcnt vmcnt(0)
|
|
; GCN-NEXT: v_lshlrev_b64 v[0:1], 22, v[0:1]
|
|
; GCN-NEXT: v_ashrrev_i64 v[0:1], 22, v[0:1]
|
|
; GCN-NEXT: s_setpc_b64 s[30:31]
|
|
%val = load volatile i64, ptr addrspace(1) %ptr, align 4
|
|
%shl = shl i64 %val, 22
|
|
%ashr = ashr i64 %shl, 22
|
|
%cast = bitcast i64 %ashr to <2 x i32>
|
|
ret <2 x i32> %cast
|
|
}
|
|
|
|
!0 = !{i64 0, i64 16777216}
|